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高電力効率プロセッサのための
キャッシュの設計最適化
和文概要
近年，高性能計算機システムから組み込みシステムに至るまで，プロセッサの電力
効率の改善が強く求められている．プロセッサの中でも特にキャッシュはプロセッサの
性能，電力消費を大きく左右する構成要素であり，特に携帯端末においてはその設計の
最適化は極めて重要となっている．
キャッシュの設計最適化を通してプロセッサの電力効率を改善するにあたって，以
下の 2通りの方針が有力視されている．一方は既存の SRAMキャッシュに対して電源
制御を最適化することで，性能を維持しつつ消費電力を削減するというものであり，他
方は STT-MRAMに代表されるデータ保持に電力供給を必要としない不揮発性メモリ素
子をキャッシュに利用するというものである．
キャッシュの電力効率を最大化するには，システムに与えられる負荷，システムの
性能，コスト制約，各メモリ素子の特性等様々な条件を考慮して，上記の中から適切な
方針を適用する必要があり，従って最適解はこれら全ての要因に大きく依存する．この
様な背景の下，キャッシュの電力効率を様々なシステムに対して最大化するため，本論
文では以下の 3種類の提案を行った．
まず，Lost Data Prefetchと呼ばれる，SRAMキャッシュ向け電源制御手法を提案し
た．現行のプロセッサの SRAMキャッシュにおいては，電源遮断によってリーク電力
を大幅に削減できる一方で，それによって生じるデータ損失によって追加のメモリアク
セスが発生し，性能が大幅に下がるという問題があった．この問題に対処するため，本
論文では損失したデータの内，必要なものをアクセスされる前にメインメモリからプリ
フェッチする手法を提案している．本論文では，提案手法によってこの性能低下を大幅
に抑えることができるということを詳細な評価によって示している．
次に，STT-MRAMキャッシュ向け電力削減手法を提案した．STT-MRAMキャッシュ
i
においては，書き込みアクセスのために大電流を駆動する必要があるため，その周辺
回路に幅広でリーク電力の大きいトランジスタが必要となり，結果として周辺回路の
リーク電力が大きくなるという問題があった．この問題に対処するため，本研究では
Immediate Sleepと呼ばれる電源制御手法を提案している．具体的には，リーク電力の
大きいローカルな周辺回路を含むサブアレイごとの電源制御を行う状況を想定してお
り，あるサブアレイに対する次のアクセスがクリティカルでないと予測されれば，その
サブアレイを直ちに電源遮断するというものである．そうすることで，性能を維持しつ
つ周辺回路のリーク電力の大幅な削減が可能となる．
さらに，上記提案手法を勘案した上で，性能，コスト制約の下，エネルギーを最小化
するようにキャッシュの設計最適化を行うためのフレームワークの提案及び評価を行っ
た．STT-MRAMにおいては，素子の性能と製造コストは密接な関係にあるため，上記
最適化を行う上でその要求性能を明らかにすることは極めて重要である．また，この要
求性能はシステムに与えられる負荷状況にも大きく依存する．そこで，本章では負荷状
況に応じて要求性能を明らかにするための評価フレームワークを導出し，さらにそれを
用いた定量的な評価を行っている．
以上の成果により，様々な制約条件等を考慮しつつキャッシュに対して最適なメモ
リ素子を選択し，それに対して適切な電源制御を適用することで，プロセッサの電力効
率を大幅に改善できることが分かった．本貢献は様々な計算機システムの電力効率を将
来に渡って大きく左右するキャッシュの設計を最適化する上で極めて重要である．
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Abstract
It is critical to improve the energy-efﬁciency of microprocessors for many computing
systems from HPC (High Performance Computing) systems to embedded devices. In a mi-
croprocessor, caches are major contributors to performance and also major power consumers,
especially in mobile devices, thus it is critical to optimize cache designs for both performance
and power.
To improve the energy-efﬁciency of microprocessors through the optimization of cache
design, the following two approaches are regarded as the most promising. One is to optimize
the power control to conventional SRAM based caches in order to reduce their energy while
suppressing performance degradation. The other is to utilize non-volatile memories like STT-
MRAM for caches because they do not require any power supply for data retention unlike the
conventional SRAM based ones, thus their leakage power is quite small.
To maximize the energy-efﬁciency of caches, we need to choose the best approach from
above in consideration of various factors such as the characteristics of typical workloads
utilized on a certain system, the performance/cost constraint of the system and the parameters
of each memory, thus the best choice highly depends on all of them. To maximize the energy-
efﬁciency of caches for various systems like mobile systems this thesis proposes following
three proposals.
First, this thesis proposes an energy-efﬁciency improvement technique called Lost Data
Prefetch for SRAM caches during executing I/O bound workloads. In a conventional micro-
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processor, turning off an SRAM cache can save the leakage power signiﬁcantly but intro-
duces data loss which causes signiﬁcant performance degradation because of additional main
memory accesses. To overcome this problem, the proposed technique fetches the necessary
lost data from the main memory before they are accessed. The evaluation result shows that
our methodology can save large part of the total leakage energy of an SRAM cache while
suppressing performance degradation.
Second, we proposed an energy reduction technique for STT-MRAM caches. In an STT-
MRAM cache, large and leaky transistors are required for its peripheral circuits to drive large
current to its memory cells, thus the peripheral circuits consume large leakage power. To cope
with this problem, this thesis proposes a novel power management scheme called Immediate
Sleep which immediately turns off a subarray that contains leaky local peripheral circuits
when the next access will be non-performance-critical. By doing so, the leakage energy can
be signiﬁcantly reduced with minimal performance impact.
Third, we clariﬁed the parameter requirement of STT-MRAM caches for various systems
depending on the typical load state. For systems on which only I/O bound applications are
usually executed, the cache access performance/energy are less critical to the overall system
performance/energy because caches are less frequently accessed. As the cost of STT-MRAM
caches highly depends on their parameters, we have to know the parameter requirement to op-
timize the design. Therefore, this thesis evaluated the parameter requirement of STT-MRAM
in consideration of various factors like the average load state of a system, the performance
constraint of the system and the required energy reduction.
From above results, it is turned out that the energy-efﬁciency of microprocessors can be
signiﬁcantly improved by choosing the optimal memory technology for caches and applying
the proposed techniques to them when taking various factors into consideration. This contri-
bution is quite important to optimize the cache design which determines the energy-efﬁciency
of various computing systems through the future.
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Chapter 1
Introduction
1.1 The problem: performance/power impact of caches
It is quite important to improve the energy-efﬁciency, which is given by performance per
power consumption, for microprocessors in various computing systems such as HPC (High
Performance Computing) systems, data center servers, personal computers and embedded
devices [10, 11, 12, 13]. Particularly, it is critical for mobile devices like smart phones,
tablets and mobile PCs because of an increasing demand for higher performance and longer
battery life. In a general-purpose microprocessor utilized in mobile devices, caches are ma-
jor contributors to performance and also major leakage power consumers. Therefore, we
need to focus on optimizing caches of microprocessors in mobile devices for both system
performance and power.
First of all, caches have been utilized to hide the performance gap between processors
and main memories thus the design decision strongly affects the system performance. As
shown in Figure 1.1, the gap has been expanded for past 30 years. In the ﬁgure, the X-
axis indicates year, while the Y-axis shows relative performance of processors and memories
which is normalized to that in 1980. Because of the signiﬁcant performance gap between
them, caches are implemented in microprocessors and the design decision for them is quite
critical for system performance.
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Figure 1.1: The performance gap between processors and memories (extracted from Figure
5.2 in J. L. Hennessy et al.(2006) [1])
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Figure 1.2: The area of the LLC in a commercial mobile processor and the power breakdown
of the processor (remade from Figure 4 in V. George et al.(2007) [2] and Figure 1 in S. Li et
al.(2011) [3] respectively)
Second, conventional caches, particularly an LLC (Last Level Cache), occupy large area
in a microprocessor chip as shown in the left ﬁgure of Figure 1.2, thus its leakage power con-
sumption is also large as shown in the right ﬁgure. In the right ﬁgure, the Y-axis shows the
power breakdown including dynamic/leakage power of all the components of the micropro-
cessor. The dynamic power is consumed by a microprocessor component when it operates,
while the leakage is always consumed if it is powered on. In the ﬁgure, PG stands for Power-
Gating with which a component is turned off and the leakage power is reduced signiﬁcantly.
As shown in the ﬁgure, the leakage power of the LLC accounts for large part of the total
power consumption of the microprocessor if PG is not applied (N/PG), thus its reduction is
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very important. On the other hand, PG can greatly save the leakage power of an LLC as
shown in the ﬁgure. However, applying PG to caches causes data loss thus it brings sig-
niﬁcant performance degradation [14, 15]. Therefore, the techniques which can reduce the
leakage power of caches while suppressing performance degradation are eagerly required in
modern microprocessors.
Moreover, these trends will continue through the future, thus improving energy-efﬁciency
of the caches is quite important. One reason for this is the leakage power of a chip increases
as VLSI technology scales [16]. Because a chip can operate lower supply voltage at the same
frequency as VLSI technology scales and the dynamic power is proportional to the square of
the voltage, thus the voltage to a chip has been decreasing for past few decades. However, the
leakage power of a chip increases exponentially as the voltage becomes smaller and smaller
(particularly, it will be dominant when the voltage is smaller than around 0.5[V] [17]). Al-
though some device technologies like Fin-FET [18] are proposed to suppress the leakage
power, they cannot change the fundamental characteristic of leakage. Because of this reason,
it is predicted that the leakage power of a mobile device will continue to grow for at least the
next decade [19]. Moreover, as the required size of working memory and number of cores
continuously ramp up for mobile devices, the capacity of caches also need to be increased,
thus their performance and leakage impacts will be more and more critical in the future. Thus,
improving energy-efﬁciency of caches is quite important.
To improve the energy-efﬁciency of microprocessors through optimizing caches, follow-
ing two approaches can be regarded as the most promising. One is to apply a sophisti-
cated power control methodology to caches which can reduce their power signiﬁcantly while
suppressing performance degradation. The other is to implement caches with non-volatile
memories which do not require any power supply for data retention unlike the conventional
SRAM based ones thus their leakage power is quite small. Especially, STT-MRAM based
caches have been regarded as the most promising because of their outstanding properties
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such as high write endurance, fast access performance, higher density than SRAM based
ones [20, 21, 22, 23, 24, 25].
To maximize the energy-efﬁciency, we need to choose the best approach from above
in consideration of various factors such as the characteristics of typical workloads utilized
on a certain system, the performance/cost constraint of the system and the parameters of
each memory, thus the best choice highly depends on all of them. For example, in terms of
performance, the best design highly depends on the characteristics of the executed workloads
such as working set size and data reuseness. This is because an SRAM cache enables faster
accesses but has smaller capacity than an STT-MRAM cache having the same area. In terms
of energy, an STT-MRAM cache generally consume small energy compared to an SRAM
cache because of its non-volatility. On the other hand, the manufacturing cost of an STT-
MRAM cache is much higher than that of an SRAM cache because an STT-MRAM memory
cell contains non-silicone element called MTJ.
1.2 Contribution
To overcome this problem, this thesis proposes following three proposals to optimize
energy-efﬁciency of caches in consideration of various workloads and system performance/cost
constraints.
First, this thesis proposes an energy reduction technique for SRAM caches during execut-
ing I/O bound workloads. In a conventional microprocessor, its components are turned off in
stages during idle state. However, turning off an SRAM cache causes data loss, which causes
signiﬁcant performance degradation because of additional main memory accesses introduced
by the data loss. Therefore, caches, especially last level caches, are rarely turned off for some
systems even though they consume large leakage energy. To overcome this problem, this
thesis proposes a data management technique called Lost Data Prefetch, by which the nec-
essary lost data are fetched from the main memory before they are accessed to mitigate the
4
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performance degradation. The evaluation result shows that our methodology can save large
part of the total leakage energy of an SRAM cache during executing I/O bound workloads
while suppressing performance degradation.
Second, we proposed an energy reduction technique for STT-MRAM caches. In an STT-
MRAM cache, large and leaky transistors are required for its peripheral circuits to drive
large current to its memory cells. Therefore, the peripheral circuits consumes large leakage
power while the memory cells consumes near-zero leakage due to the non-volatility. To cope
with this problem, this thesis applies subarray-level power-gating to the peripheral circuits.
Moreover, this thesis proposes power management scheme called Immediate Sleep, by which
a subarray is turned off immediately when the next access will be non-performance-critical.
By doing so, the leakage energy can be signiﬁcantly reduced with minimal performance
impact. The experimental results shows that those optimization can save most part of the
leakage energy consumption of an STT-MRAM cache at negligible performance degradation.
Third, we analyzed the parameter requirement of STT-MRAM caches for various systems
depending on the typical load state. For systems on which only I/O bound applications are
usually executed though operation time, the cache access performance/energy less affect the
overall system performance/energy because caches are less frequently accessed. Because
the cost of STT-MRAM caches highly depends on their parameters, we have to know the
parameter requirement to optimize the design. Therefore, this thesis evaluates the parameter
requirement of STT-MRAM caches based on models in consideration of various factors like
the average load state of a system, the performance constraint of the system and the required
energy reduction rate. By doing so, we can choose the best memory technology for various
systems having various factors.
From above results, it is turned out that the energy-efﬁciency of microprocessors can be
signiﬁcantly improved by choosing the optimal memory technology for caches and applying
the proposed techniques to them when taking various factors into consideration. This contri-
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bution is quite important to optimize the cache design which determines the energy-efﬁciency
of various computing systems, especially mobile devices, through the future.
1.3 Organization of this dissertation
The rest of this dissertation is organized as follows. Chapter 2 covers the background
information of this dissertation such as caching in conventional microprocessors, power-
management scheme utilized in caches and various memory technologies. Chapter 3 de-
scribes the overall problem deﬁnition. Chapter 4 presents the technique called Lost Data
Prefetch for mitigating performance degradation caused by turning off caches. Chapter 5 de-
scribes the methodology called Immediate Sleep which can improve the energy-efﬁciency of
STT-MRAM caches. Chapter 6 clariﬁes the parameter requirement of STT-MRAM caches.
Chapter 7 introduces related work and describe the differences from ours. Chapter 8 con-
cludes and generalizes this work.
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Background
2.1 Cache architectures
To hide the performance impact of a main memory access that takes few hundred cycles
in today’s computer systems, caches are usually implemented in conventional microproces-
sors [1]. Moreover, to meet the growing working set size of various applications, the ca-
pacity of caches has been increased and they occupy large area in a conventional processor
die [26, 2]. Because the capacity and access latency of a cache are generally in the rela-
tionship of trade-off, they are usually multi-leveled in a processor chip and the last level
cache (LLC) occupies the largest area. Thus the leakage power reduction for LLCs is very
important.
Although each cache level has different characteristics, all of them usually have the same
structure called set-associative cache as shown in Figure 2.1. As shown in the ﬁgure, the
address which indicates the physical location of the data on main memory is divided into
three parts: tag, index and offset. The index is utilized to identify the location of the data on
the cache, while the tag is utilized to conﬁrm whether the data is stored in the cache or not.
In caches, data are allocated at the granularity of cache line which consists of some words
and the offset is utilized to access the requested word within a cache line. The valid bit (V)
indicates whether the cache line has valid data or not. As shown in the ﬁgure, a cache is
7
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Figure 2.1: Structure of a conventional set-associative cache (remade from Figure 5.17 in D.
A. Patterson et al.(2008) [4])
divided into several arrays called ways and they are accessed in parallel. A set of cache lines
having the same index is called a cache set and all the cache lines belonging to the same set
are accessed at the same time. An incoming cache line can be placed on the associated set
and if the set is ﬁlled up with data, then a victim line is selected from the set based on a
certain cache replacement algorithm.
2.2 Power-gating: a circuit technique for reducing leakage
power
To reduce the leakage power for various components of microprocessors, a circuit tech-
nique called power-gating is widely adopted [5, 27, 28, 29, 30, 31, 32]. With the technique,
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Figure 2.2: Power-gating circuit and state transition
the power supply to a component is cut, thus the component consumes very small leakage
power during power-gated state. Figure 2.2 illustrates the technique and an example of state
transition. As shown in the ﬁgure, a sleep transistor is inserted between a component and
VDD (or GND). If the sleep controller shown in the ﬁgure ﬁnds out an idle component, it
sends a sleep signal to the sleep transistor connected to the component, then the compo-
nent turns into the sleep state, which means it is turned off. Although the technique can
save leakage power signiﬁcantly, it also incurs energy/performance overheads for wakeup
operations. Therefore, it is necessary to avoid too frequent state transitions. Moreover,
applying power-gating to conventional SRAM-based caches also causes data loss, thus the
energy/performance overheads of power-gating can be more critical for them.
2.3 Leakage reduction of caches during system active state
2.3.1 Power management framework utilized in conventional systems
In various modern systems, power management techniques such as DVFS and power-
gating are utilized based on a power management standard like ACPI [33]. The framework is
supported by various operating systems, which monitors the activities of various components
and turns them into one of the sleep states while they are idle. In general, a component
9
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Figure 2.3: The power management framework
consumes lower power when it stays in deeper sleep state having higher transition overheads.
The overview of the state transition utilized in the power management framework is
shown in Figure 2.3. A processor turns into a sleep state (chosen from C1 to Cx) when it
has no executable process and stays in idle (particularly short idle). The operating system
selects an appropriate sleep state with taking various factors like idle length into considera-
tion. If the processor receives an interrupt from I/O devices during idle state, then it returns
to the active state and restarts the execution of the associated process. Although the processor
stays in idle in these sleep states, the overall system is regarded as active (G0 state). On the
other hand, the system turns into sleep state (G1 to Gy), if the processor has not executed any
processes for a long period such as a few 10s minutes. In such states, overall system turns
into low power mode like hibernation in which all the main memory contents are moved to
the storage device and the system is turned off. The system returns to G0 state if it receives a
wake up event like pushing the power button.
Figure 2.4 is a schematic ﬁgure that shows the power consumption of a processor in var-
ious sleep depths. In the ﬁgure, the X-axis shows the idle length, while the Y-axis indicates
10
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Figure 2.4: Power consumption as a function of idle length
the total power consumption of the processor. As shown in the ﬁgure, we do not have to
consider the power consumption of a processor during a system idle state because it is com-
pletely turned off and consumes near-zero power. On the other hand, we need to consider
the leakage power of caches in the system active states. Especially, it is dominant in the total
power consumption of the processor in most of the processor idle states. This is because
turning off caches causes data loss, which harms performance, thus they are less frequently
turned off in the processor components. Thus reducing leakage of caches during the system
active state is one of the critical concern in modern systems.
Figure 2.5 shows an example of the sleep states implementation utilized in conventional
processors, which is based on the framework described above [5]. A core of a processor chip
has states named Cx(x=0to7) and the entire chip can also go into the deeper sleep state called
PC7 if all of the cores stay in idle. In C1 state, the clock of the core is stopped thus it can
signiﬁcantly save dynamic energy. In C3 state, the clock generator is shut down and the local
caches are ﬂushed. Here, the ﬂush means all of the data stored in the cache are invalidated
and the dirty data stored in it are written back to the memory. In C6/C7 states, power-gating
is applied to the core. In PC7 state, the LLC is ﬂushed and then the entire chip is turned off.
11
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Figure 2.5: Various sleep state in Sandy Bridge microarchitecture (extracted from Figure 4
in E. Rotem et al.(2012) [5])
Because turning off LLCs causes signiﬁcant performance degradation as shown later, thus
LLCs are rarely turned off in various modern microprocessors.
An example of the active/idle transition of a microprocessor is shown in Figure 2.6. In
the ﬁgure, the X-axis shows the time, while the Y-axis indicates each core of the CMP (Chip
Multi-Processor). In the active state, a core executes a program. The arrows shown in the
ﬁgure indicate the interrupts from I/O and the core has to execute the associated program
after receiving one. In the package idle state, all of the cores are idle thus the chip can be
turned into PC7 state as described above.
2.3.2 Processor idle during system active state
In this section, we introduce the prior work which clariﬁed the idleness of processors in
various systems from servers to mobile devices [34, 35, 36, 37, 38, 6]. In their evaluations, it
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Figure 2.6: State transition of a microprocessor
was turned out that processors usually stay idle during system active state in various systems
due to I/O bound applications.
The load state of data center servers are evaluated in [34, 35]. According to the evaluation
in [34], all of the CPU cores in a DNS server stays idle for 80% of the total operation time.
In [35], the load state of web search servers are disclosed. According to the paper, each web
search server stays in idle in 80% of the total operation time.
The CPU utilization in mobile devices is also evaluated in several work [38, 6]. In [38],
the CPU usage of mobile PC during executing ofﬁce softwares is evaluated. According to
the evaluation, the processor stays in idle in 70% of the total execution time on average. This
is because these applications are I/O bound ones which utilize user interfaces. The CPU
usage during executing modern mobile workload is shown in Figure 2.7, which is based on
the evaluation in [6]. The X-axis indicates executed workloads, while the Y-axis shows the
processor idle rate. As shown in the ﬁgure, the mobile processor stays idle most of the time
during executing these workloads because these applications cause very frequent network
accesses thus it often turns into idle state.
As described above, the CPU usage is usually very low in many systems from servers to
mobile devices due to the I/O bound applications. Therefore, we have to care not only CPU or
memory bound applications like SPECCPU 2006 [39] but also I/O bound applications to take
13
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Figure 2.7: Processor idle rate during executing mobile workloads (remade from Table II in
R. WANGet al.(2011) [6])
the processor idle state into consideration, though only CPU or memory bound applications
are usually utilized for cache evaluation. Moreover, even if conventional processors stay idle
in the large part of system active time, caches are usually kept awake and waste signiﬁcant
leakage power due to the intolerable performance degradation caused by data loss. Therefore,
mitigating the performance impact of turning off caches is required for designing energy-
efﬁcient microprocessors.
2.4 Various memory technologies and their characteristics
To mitigate the performance impact of data loss in caches brought by power-gating, im-
plementing caches with non-volatile memories has been regarded as one of the promising
approaches recently. Thus, in this section, we introduce various emerging non-volatile mem-
ories and describe their characteristics including their merits and demerits.
Figure 2.8 shows the comparison of various memory technologies. The X-axis shows
the capacity while the Y-axis indicates the access speed. Fast access operation and high
14
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Figure 2.8: Comparison of various memory technologies (extracted from Figure 2 in H.
Nakamura et al.(2014) [7])
write endurance are required for a cache memory. If we consider such conditions, only STT-
MRAM is suitable for cache memories among these emerging non-volatile memories, thus
this thesis focuses on only SRAM and STT-MRAM to optimize cache design.
The detailed cell structure of STT-MRAM is shown in Figure 2.9. As shown in the ﬁgure,
an STT-MRAM memory cell consists of an MTJ cell and a transistor, thus it is much denser
than a conventional 6T-SRAM cell. The MTJ cell functions as a variable resistance that keeps
one bit. The value of the MTJ is determined by the orientation of the magnetic ﬁeld in the
free layer. The write operation to the cell is conducted by driving large write current, thus the
write energy of an STT-MRAM cache is generally large.
The comparison of characteristics between these memory technologies is shown in Ta-
ble 2.1. The access parameters of STT-MRAM caches used to be much higher than those
15
CHAPTER 2. BACKGROUND
Figure 2.9: Structure of an STT-MRAM memory cell (extracted from Figure 1in Z. Sun et
al.(2011) [8])
of SRAM caches. However, in a state-of-the-art STT-MRAM cache, these parameters are
comparable to those of SRAM caches thanks to the improvement of device technologies as
shown in Figure 2.10. In Figure 2.10, the trend of access energy in STT-MRAM for past
several years is shown based on various prior researches [40, 41, 42, 9]. The trend of access
latency is similar to that shown in the ﬁgure because it can also be smaller if the required
access energy become smaller in STT-MRAM caches [20]. On the other hand, the manufac-
turing cost grows larger and larger if we utilize various sophisticated device technologies for
STT-MRAM to improve its access parameters. In addition to that, the manufacturing cost of
an STT-MRAM cache is higher than that of an SRAM cache in general, because it contains
non-transistor elements (MTJ cells). Therefore, we have to chose an appropriate STT-MRAM
cache design having the parameters which meet the cost/performance/power requirements of
Table 2.1: Parameter comparison of two different memory technologies (lower is better)
access
latency
access
energy cost leakage
power-gating
overhead
cell
size
SRAM low low low high high high
STT-MRAM low←high low←high high←mid mid low mid
16
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Figure 2.10: Access energy reduction through device technology improvement (remade from
TABLE 2 in H. Noguchi et al.(2013) [9])
the system.
Furthermore, the leakage of STT-MRAM caches is not quite small compared with that of
SRAM caches even though they are non-volatile memory based caches as shown in the table.
This is because the leakage power of their peripheral circuits is quite high since large and
leaky transistors are required for them as shown later. Therefore, to achieve large leakage
reduction with STT-MRAM, power-gating is also required for STT-MRAM based caches.
However, the energy/latency overheads of turning off STT-MRAM caches are much smaller
than those of powering off SRAM caches because turning off STT-MRAM caches does not
cause data loss due to their non-volatility. Therefore, power-gating can be applied to STT-
MRAM caches even in the processor active state though that is usually applied only in the
deep processor sleep states for conventional SRAM based caches.
17
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Chapter 3
Overview of this work
In this chapter, we present the overall objective of this work in section 3.1 ﬁrstly. Then we
consider various STT-MRAM designs in section 3.2. Finally, we give a qualitative analysis
for the problem in section 3.3.
3.1 Overall problem deﬁnition
To improve the energy efﬁciency of caches, we have to optimize their design in consider-
ation of several factors like performance and manufacturing cost constraints. In this section,
we formulate the optimization problem.
The overall problem can be deﬁned as described in the equations (3.1)-(3.3). The ﬁrst
equation expresses the objective function of this work, which minimize the energy consump-
tion of a cache (E) and the second equation shows the constraint condition for the system per-
formance (P), while the third equation indicates the constraint condition of the manufacturing
cost of the chip (C). D speciﬁes the device utilized for the cache (SRAM or STT-MRAM)
and its parameters. W shows the workloads utilized on the system. These parameters and the
others are also summarized in Table 3.1.
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Figure 3.1: Visualization of the optimization problem (W is ﬁxed)
minimize E(D,W) (3.1)
subject to P(D,W) ≥ Pc (3.2)
C(D) ≤ Cc (3.3)
Name Remarks
E Energy consumption of the cache (LLC)
P Performance of the system
C Manufacturing cost of the chip
Pc Performance constraint of the system
Cc Cost constraint of the chip
D A vector speciﬁes device utilized in the LLC
W A vector speciﬁes workloads utilized on the system
Table 3.1: Speciﬁcation of parameters
The problem is visualized as shown in Figure 3.1. In the ﬁgure, the X-axis shows the
energy consumption of the cache (E), while the Y-axis indicates the performance (P). Each
plot shows energy and performance for various memory parameters Di. A dot means that the
cost of the design subjects to the cost constraint. In the ﬁgure, the workloads speciﬁcation W
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Figure 3.2: Performance/energy of various STT-MRAM designs
is given. As shown in the ﬁgure, we have to choose the optimal device to minimize the energy
of an LLC in consideration of performance/cost constraints for the given typical workloads
on the system.
3.2 Performance/energy of various STT-MRAM designs
Figure 3.2 shows SRAM and various STT-MRAM design on the E-P plane. In the ﬁgure,
the workloads W are ﬁxed. In this thesis, we consider that the device parameters of the
SRAM cache are already optimized or ﬁxed and thus we try to choose the best design for
the STT-MRAM cache and then compare it with the SRAM cache. As shown in the ﬁgure,
various STT-MRAM cache designs show various energy/performance, which depends on the
MTJ cell designs like MTJ cell size and materials. In general, the device having higher access
energy and/or longer access latency shows lower manufacturing cost [15]. In addition to that
the manufacturing cost of STT-MRAM cache is higher than that of SRAM cache because an
STT-MRAM memory cell contains a non-silicone MTJ cell.
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Figure 3.3: Improving energy-efﬁciency of SRAM caches with LDP
3.3 Qualitative analysis and solution
To optimize the design, we execute following approaches. Firstly, we propose low power
techniques for both SRAM and STT-MRAM caches. Then, we optimize D for various system
workload W with considering such techniques.
Figure 3.3 shows the energy-efﬁciency improvement of an SRAM cache brought by the
proposed methodology called Lost Data Prefetch (LDP). As shown in the ﬁgure, applying
Power-Gating (PG) to SRAM caches causes signiﬁcant performance degradation due to the
additional main memory references caused by data loss brought by PG. Therefore, LLCs are
rarely turned off for some systems. In contrast to that, our methodology can mitigate the
performance degradation greatly by prefetching the lost data. As shown in the ﬁgure, the
methodology is effective especially for systems whose cost constraint is relatively strict and
most STT-MRAM designs do not subject to the constraint. The detailed information of LDP
will be shown in Chapter 4.
Figure 3.4 shows energy reduction of STT-MRAM caches brought by our proposal called
Immediate Sleep(IS). In STT-MRAM caches, their peripheral circuits consume large leakage
energy because they are implemented with large and leaky transistors to drive large write
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Figure 3.4: Improving energy-efﬁciency of STT-MRAM caches with IS
current. As shown in the ﬁgure, IS can save the leakage energy of the peripheral circuits with
negligible performance impact. The detailed information of IS will be shown in Chapter 5.
Finally, we attempt to optimize the cache design. First of all, to solve the problem shown
in the equations (3.1)-(3.3), we clarify the energy E and performance P as functions of D and
W. On the other hand, we do not attempt to quantify the manufacturing cost of STT-MRAM
because that depends on various factors like the amount of production and the yield of the
technology node thus the equation is quite complex. Moreover, the detailed information of
the cost of STT-MRAM has not been released from the industry. Alternatively, we attempt to
ﬁnd out the parameter requirement D of STT-MRAM which meet the following equations for
various (Ec, Pc, W). In the ﬁrst equation, Ec expresses the target energy reduction brought
by STT-MRAM compared with the SRAM cache.
E(D,W) ≤ Ec
P(D,W) ≥ Pc

C(D) ≤ Cc
After acquiring the parameter requirement Di for several meaningful Ec(i) from above
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Figure 3.5: The overall optimization process
equations, the industry should only execute the following steps to ﬁnd out the optimal design
if it would ﬁnally be able to quantify the manufacturing cost. First, it should calculate the
manufacturing costs for all Di. Second, if there are Di which meet the cost constraint, then the
Ds that has the smallest Ec(s) of them can be regarded as the optimal, otherwise the SRAM
based design can be regarded as the optimal. The overall optimization process is illustrated
in Figure 3.5. The detailed information of this evaluation will be shown in Chapter 6.
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Lost Data Prefetch
In this chapter, this thesis proposes a novel prefetch methodology called Lost Data Prefetch
for improving energy-efﬁciency of SRAM caches. More speciﬁcally, the proposed method
prefetches the lost data from main memory before they are re-referenced. By doing so, we
can mitigate the performance impact of turning off caches, thus can save leakage energy of
caches with small performance impact. In section 4.1, this thesis analyzes the performance
impact of data loss caused by powering off caches. In section 4.2, we explain the overview,
algorithm and implementation of the proposed method. In section 4.3, the evaluation envi-
ronment and results are shown.
4.1 Performance impact of turning off SRAM caches
As described before, when a processor stays in idle, the operating system tries to change
the state of the processor into one of the low-power modes. Although caches are powered off
in some low-power states, turning off them can cause signiﬁcant performance degradation
because of data loss.
As a preliminary evaluation, we quantiﬁed the performance impact of turning off caches
during idle state. In the evaluation, we assumed that only I/O bound applications are exe-
cuted on the machine and caches are turned off when the processor turns into idle state. The
processor has 2-level cache hierarchy. The detailed evaluation environment will be shown in
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Figure 4.1: Performance impact of cache ﬂushes
a later section of this chapter.
Figure 4.1 shows the performance impact of turning off caches. The X-axis shows the
executed workloads, while the Y-axis indicates the relative performance. We compared 3
policies: no-ﬂush means both L1cache and LLC are not turned off; l1-ﬂush means only L1
caches are turned off during idle state; llc-ﬂush means both L1 and LLC are turned off during
idle state. The performance is normalized to that of no-ﬂush. As shown in the ﬁgure, the
performance impact of turning off L1 cache is negligible in most cases. On the other hand,
ﬂushing LLC causes signiﬁcant performance degradation. For wget, the performance degra-
dation is 21%, which means the total execution time also increases around 20%. Because of
this intolerable performance impact, LLCs are usually turned on even in the idle state in most
modern systems.
The performance degradation is caused by re-references to lost data because these ac-
cesses bring additional cache misses. Therefore, we quantiﬁed the reuse rate that is given by
the average number of re-referenced cache lines in each active state per the total number of
cache lines as shown in Figure 4.2. The evaluation environment will be described later. In
the ﬁgure, the horizontal axis shows the executed workload, while the vertical axis shows the
reuse rate of the LLC.
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Figure 4.2: Reuse rate in a last level cache
As shown in the graph the reuse rate is only 16% for ping and 22% on average, thus
small part of data loss of cache lines causes performance degradation. In other words, we can
save the performance degradation if we can take only 20% of the total cache lines from the
main memory before they are re-referenced.
These results motivate us to propose a novel prefetch scheme called Lost Data Prefetch
that prefetches the lost data predicted to be re-referenced. In the next section, we will explain
the overview, algorithm and implementation of the proposal.
4.2 A methodology for mitigating the performance degra-
dation
In this section, we will explain the detailed information of our proposal called Lost Data
Prefetch. In section 4.2.1, we will explain the overview of the proposed prefetch. In sec-
tion 4.2.2, we will describe the algorithm utilized in our prefethcer. In section 4.2.3, we will
show the implementation of the prefetcher.
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Figure 4.3: Overview of lost data prefetch
4.2.1 Prefetching lost data with tag array
To mitigate the performance degradation caused by the data loss brought by turning off
caches, this thesis proposes a novel data management scheme. More speciﬁcally, we propose
a novel prefetch technique which fetch the lost data from the main memory before they are
accessed. To do so, it is necessary to identify the address of the lost data stored in the cache
before turned off. Because the information is stored in the tag array, thus it is necessary to
keep supplying power to the tag array to retain it. Therefore, we divide the power domain
into the tag array and the data array and apply power-gating only to the data array.
Figure 4.3 shows the overview of our prefetch technique utilizing the information of the
tag array. Here, we assume the situation where the information stored in the data array is
lost, while that of tag array is still retained. We introduce a novel hardware called Lost Data
Prefetcher (LDP) as shown in the ﬁgure. If a cache access request arrives after turning on the
cache, the LDP receives the address and returns the addresses of the lost data which will be
accessed near future and the data are fetched from the main memory.
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Figure 4.4: Overview of the page level prefetch
Although the tag array need to be kept awake in our method, the energy overhead is
negligible because its size is much smaller than that of the data array. In 32-bit memory space,
the size of an entry of the tag array is about 20 bits, thus it accounts for only about 4% of the
total cache capacity having 64B cache lines. In general, the leakage power consumption of a
component is proportional to its area, thus the leakage of the tag array is negligible compared
with the total leakage consumption of a cache.
4.2.2 Prefetch algorithm
In this section, we explain the prefetch algorithm utilized in LDP. Fetching all of the lost
data from the main memory can signiﬁcantly reduce the performance degradation. However,
it also increases the energy consumption because the energy overhead of a main memory
access is not negligible for many systems. Thus, our algorithm tries to fetch only the lost data
which are probably reused in the future.
In our prefetch algorithm, if data within a certain amount of memory space is accessed,
then the all of the lost data included in the space is prefetched. This is because it is well-
known that memory references generally have spatial locality for many applications [43].
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Figure 4.5: An example of memory space allocation by an operating system
More speciﬁcally, data elements within relatively close address is accessed intensively within
a certain amount of time in many cases.
In this thesis, we apply the prefetch at the granularity of pages as shown in Figure 4.4.
More speciﬁcally, if a cache line belonging to a page is accessed (1) then the lost data that are
tagged in the cache is fetched from the main memory (2) as shown in the ﬁgure. In terms of
reducing the performance degradation, coarser granularity is better because the ﬁrst access to
a memory space always causes cache miss in our methodology. On the other hand, in terms of
energy, ﬁner granularity is better because fetching non-reused data is just a waste of energy.
We regard the page granularity as the best because a page is the coarsest segment which can
show the spacial locality while the energy waste is negligible according to our evaluation
as shown later. Because an operating system allocates memory space to a process at the
granularity of pages, two consecutive pages on the physical memory space have generally no
relationship with each other as shown in Figure 4.5.
4.2.3 Implementation of the prefetcher
Figure 4.6 shows the implementation of our prefetcher. To conduct our prefetch, two
hardware called Requested Line Address Register(RLAR) and Prefethch Queue(PQ) are re-
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Figure 4.6: Implementation of LDP
quired. The former is utilized for looking up the lost data in the tag array and the latter is
utilized for storing the addresses of lost data to prefetch. Because the PQ is usually imple-
mented in conventional processors for various prefetch schemes [44, 45, 46, 47, 48], thus we
also utilize the queue for LSD. Therefore, the additional hardware required for our prefetch
is only RLAR. In the RLAR, X shows the tag address of the data, while Y and Z indicates
the index to the cache. In addition to that X and Y shows the page address to which the data
belongs.
In our implementation, a request to the cache is regarded as a trigger for the prefetch
operation. Namely, after receiving a request, the address of the request is stored in RLAR,
then the prefetcher calculates the page address to which the requested data belongs (XY in
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the ﬁgure), then look up the lost data included in the page with the address in the tag array
and stores the address of the lost data in PQ. More speciﬁcally, the values from (Y00...0) to
(Y11...1) are utilized as indexes to the tag array and if one of a cache line in the accessed set
has the tag address X and the cache line is invalid then the address of the cache line is stored
in PQ. By doing so, we can identify the addresses of the lost data which belong to the page
and have not been reused yet. The lookup operation is suspended when a demand access
arrives or PQ is ﬁlled up. Therefore, this operation does not affect cache access performance
at all.
The prefetch instructions are issued to the main memory bus when the bus has plentiful
bandwidth as other prefetchers do [44, 45, 46, 47, 48]. If the bandwidth is plentiful, an entry
is taken from the bottom of PQ and a data access command is issued for the address.
The tag look up operations consume extra energy thus we should avoid useless lookups.
For example, if most of the lost data have already been prefetched, then the look up operation
is just a waste of energy. To avoid this wastage, we limit the number of pages for which
the prefetch operations are conducted as shown in later. Moreover, the lookups for already
prefetched pages are also waste of energy. To avoid such lookups, the addresses of already
prefetched pages should be registered in a table. Fortunately, such page addresses are usually
stored in TLBs and they are accessed before each cache access, thus the additional storage
for them is not required.
4.3 Evaluation
In this section, we will explain the evaluation settings and the experimental results.
4.3.1 Evaluation settings
We implemented our methodology on a full system simulator Gem5 [49] and evaluated
our proposal with it. The detailed settings are shown in Table 4.1. The processor has 2 cores
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and 2-level caches. The proposed methodology is applied to the last level cache because
turning off it causes signiﬁcant energy/performance overheads due to the additional main
memory accesses. In our evaluation, the operating system issues halt instruction when the
processor turns into the idle state, and when the simulator catches the instruction, both l1 and
l2 caches are ﬂushed in turn, which means they are turned off. The beneﬁt of our methodology
depends on the main memory bandwidth and the limitation of the number of prefetched pages.
Therefore, we evaluate our methodology for different settings having different main memory
bandwidth and limitation. The energy parameters utilized in our evaluation are also listed
in Table 4.1. These parameters are calculated by CACTI [50].
Name Remarks
OS linux 2.6.27, 8KB page
CPU 2core, 1.6GHz, alpha, in-order 2-way fetch/decode/issue
L1 D/I cache 32KB, 2-cycle latency 4-way set assoc., 64B line
L2 cache
512KB, 10-cycle latency 8-way set assoc., 64B line
8-entry write buffers, 1read/write port,
0.373W leakage power, 0.153nJ/line dynamic energy
Main memory 160-cycle latency, 6.4GB/s bandwidth, 51nJ/line dynamic energy
Disk 10ms latency
Ethernet 100μs latency, 100Mb/s bandwidth
LDP 256-entry (PQ), 256 (maximum # of prefetched pages)
Table 4.1: Simulation parameters utilized for the evaluation of LDP
We utilized the following applications for the evaluation.
bonnie bonnie++ is a widely utilized benchmark software for evaluating disk I/O per-
formance [51]. This software issues frequent disk requests thus the processor also
frequently turns into the idle state.
find find command is executed at the root directory of the ﬁle system. During directory
search, disk I/O requests are frequently issued.
ping ping command is also utilized for our evaluation. In our simulation, two computers
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are connected with an ethernet and one machine sends ping to the other. During waiting
for the response from the other machine, the computer stays in the idle state.
netperf netperf is a tool for checking the status of a network [52]. During execution,
the machine frequently goes to the idle state.
wget wget is a command to fetch contents from web sites. In our evaluation, a client
machine tries to fetch a ﬁle having few MB from the other http server.
4.3.2 Evaluation results
Performance and energy analysis
Figure 4.7 shows the prefetch hit rate for various workloads. The hit rate is deﬁned as
the rate of the reused lines that is successfully prefetched before accessed compared with
the total reused lines. Thus, higher prefetch hit rate is better for performance. In the ﬁgure,
horizontal axis indicates the executed workloads, while the vertical axis shows the prefetch
hit rate. As shown in the ﬁgure, the prefetch hit rate is around 60-80% thus it should work
well for reducing the performance impact.
Figure 4.8 demonstrates the performance improvement brought by our prefetcher. In our
evaluation, we compared following 4 methodologies: no-ﬂush means caches are not turned
off; l1-ﬂush means only L1caches are ﬂushed; llc-ﬂush means both L1caches and LLC are
ﬂushed; LDP means both L1caches and LLC are ﬂushed and LPD is applied to LLC. In the
ﬁgure, the X-axis shows executed workloads while the Y-axis indicates relative performance
which is normalized to that for no-ﬂush. Because l1-ﬂush causes cache misses brought by data
losses only in L1 caches, this policy shows the limitation of our methodology. Since LDP
shows high prefetch hit rate as shown in Figure 4.7, it can save large part of performance
penalty caused by data losses.
Figure 4.9 shows the efﬁciency of our prefetcher, which is given by the rate of prefetched
and reused lines compared with total prefetched lines. The X-axis indicates the executed
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Figure 4.8: Performance comparison among various methodologies
workloads while the Y-axis shows the efﬁciency. Because fetching non-reused data is just a
waste of energy, thus higher efﬁciency is better for energy reduction. As shown in the ﬁgure,
the efﬁciency is about 60% on average and about 70% for wget that has relatively high
spatial locality. For ping, the efﬁciency is relatively low. However, the energy overhead of
prefetching is still small compared with leakage energy reduction even for the workload as
shown the next ﬁgure.
Figure 4.10 indicates the total energy consumption of the LLC for various methodologies.
llc-static，llc-dynamic and overhead shows the leakage energy of the LLC, the dynamic en-
ergy consumption of the LLC and the energy overheads of the proposed prefetcher, respec-
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Figure 4.9: Efﬁciency of LDP
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Figure 4.10: Energy comparison among various methodologies
tively. We compared 3 methodologies: no-ﬂush means the LLC is not turned off; llc-ﬂush
shows the LLC is ﬂushed during idle state; LDP shows that the LLC is turned off during
idles state and our prefetch is applied during active state. The horizontal axis shows various
methodologies per executed workloads. The Y-axis shows the relative energy that is normal-
ized to the total LLC energy consumption for no-ﬂush. In this evaluation, the energy overhead
contains only the extra memory/LLC access energy caused by both prefetching and turning
off the cache.
As shown in the ﬁgure, turning off the LLC helps reducing the total energy. This is
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Figure 4.11: Performance and energy comparison among various methods for various appli-
cations
because the leakage energy is dominant in the total energy consumption of LLCs. The ef-
fectiveness of leakage reduction highly depends on the total idle duration compared with the
total execution time. For example, it achieves almost 100% of the total leakage reduction for
ping and the processor is mostly idle during executing the application.
For some workloads like wget, LDP can save large leakage compared with llc-ﬂush.
This is because LDP can reduce the total execution time compared with llc-ﬂush, thus it can
also save leakage energy.
The energy overhead of LDP is larger than that of llc-ﬂush because some of the prefetched
data are not reused as shown in Figure 4.9. If the prefetch efﬁciency is 100%, which means all
of the prefetched data are re-referenced, then the energy overhead of LDP is same as that of
llc-ﬂush. However, for some workloads like netperf, the difference is quite small, because
the leakage energy is dominant in the total energy consumption of the LLC. On average, the
energy reduction brought by LDP is almost same as that by llc-ﬂush.
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Figure 4.12: Performance as a function of memory bandwidth
Figure 4.11 shows the performance/energy comparison among various methodologies for
various workloads. The X-axis shows the relative performance which is normalized to that
of no-ﬂush, while the Y-axis indicates the relative LLC energy which is normalized to that
of no-ﬂush. Intuitively, lower right area is better for energy-efﬁciency. Each plot shows the
performance/energy brought by a method for a workload. The results of various methods for
the same workload are connected with a broken line. As shown in the ﬁgure, LDP can im-
prove performance compared with llc-ﬂush but the energy reduction is almost same as that of
llc-ﬂush. If we accept 10% of performance degradation, the LLC can be turned off every idle
with LDP for all the executed workload. On the other hand, the LLC without LDP should be
kept awake in some idle duration for some workloads, if the acceptable performance degra-
dation is 10%.
Relationship between performance and some parameters
In this section, we clarify the relationship between performance brought by LDP and
some parameters. More speciﬁcally, we show the performance for various memory band-
width and various limitation on the number of prefetched pages.
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Figure 4.13: Relationship between performance and limitation on # of prefetched pages
Figure 4.12 shows the performance as a function of memory bandwidth. The X-axis
shows memory bandwidth, while the Y-axis indicates the average performance brought by
LDP which is normalized to that by no-ﬂush. As shown in the ﬁgure, the impact of bandwidth
on performance is relatively small. Even at 1.6GB/s, the performance degradation is about
1% compared with that at 6.4GB/s. The bandwidth of one channel DDR-200 based main
memory is 1.6GB/s, which is installed in quite old systems. Thus memory bandwidth does
not affect the efﬁciency of LDP in modern systems.
Figure 4.13 demonstrates the performance as a function of the maximum number of
prefetched pages. In the ﬁgure the X-axis indicates the limitation on the number of prefetched
pages, while the Y-axis shows average performance brought by LDP. The performance is nor-
malized to that brought by no-ﬂush. As shown in the ﬁgure, the performance is saturated at
around 256. Therefore, we set the value 256, which means LDP stops its operation after
fetching 256 pages.
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Chapter 5
Immediate Sleep
Implementing last level caches (LLCs) with STT-MRAM is one of the promising ap-
proaches for designing energy efﬁcient microprocessors due to its outstanding properties such
as non-volatility, low leakage power, high density and high write endurance [20]. However,
the peripheral circuits of STT-MRAM LLCs are still suffering from the leakage problem
though their memory cells do not consume leakage power due to their non-volatility [24]. To
overcome this problem, in this thesis, we apply power-gating to STT-MRAM caches at the
granularity of subarray, especially during active state. However, it is ineffective to simply ap-
ply conventional runtime power management schemes to STT-MRAM subarrays. Therefore,
we propose a novel power management scheme called Immediate Sleep (IS) which turns off a
subarray of STT-MRAM caches immediately if the next access is not critical in performance.
In order to predict such non-performance-critical accesses for each subarray during active
state, we propose a next-access predictor.
The contribution of this chapter is summarized as follows.
• This thesis presents the subarray level power gating to reduce the leakage energy of an
STT-MRAM LLC, especially during active state, based on the fundamental difference
of performance degradation between SRAM and STT-MRAM power gating.
• We analyzed the subarray accesses, then found that major part of subarray accesses is
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not performance-critical in STT-MRAM caches. According to Figure 5.8, the ratio is
almost 80%.
• Based on the observation, we propose a new scheme of subarray power management
called Immediate Sleep (IS). IS turns off a subarray immediately if the next access to
the subarray is not critical in performance. This is going to signiﬁcantly reduce the
static power of STT-MRAM LLCs.
• In order to realize IS, we developed next-access predictor. This predictor helps ﬁnding
out whether the next access to a subarray is critical in performance. According to our
evaluations, it is highly accurate while consuming only a very small amount of power
and area.
The rest of the chapter is organized as follows. Section 5.1 covers the leakage problem
in STT-MRAM peripheral circuits and subarray-level power-gating to reduce it. Section 5.2
presents the limitation of timeout based scheme and motivation for Immediate Sleep. Sec-
tion 5.3 describes our technique for improving the energy efﬁciency of STT-MRAM LLCs.
Section 5.4 presents the experimental methodology and result.
5.1 Energy impact of STT-MRAM peripheral circuits
5.1.1 Leakage problem in STT-MRAM peripheral circuits
To enable low-energy and fast memory accesses, driving large write current to its memory
cells is required for an STT-MRAM cache. It is well-known that the write current can be
relatively smaller if a wider write pulse is utilized for the write operations, which makes its
write latency longer [20]. However, in that case, the write access energy will also be higher,
because the write current can be half at best, even if the write pulse is extended 10 times
wider [20]. Moreover, to avoid read disturbances, the read current must also be smaller,
which also makes the read access latency longer [20]. This is unacceptable because read
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Figure 5.1: STT-MRAM memory cell
accesses are generally critical for the performance of many systems [53]. For these reasons,
driving large write current is required for energy efﬁcient STT-MRAM caches.
To drive large write current, large and leaky transistors are required for peripheral circuits
in STT-MRAM caches [23]. First of all, the cell transistor shown in Figure 5.1 must be
designed with enough drive ability margin, thus it must be large [54]. To drive large write
current to the memory cell, the write driver and write ampliﬁer are also large [55]. Moreover,
the column selectors shown in Figure 5.1 must also be manufactured with large and leaky
transistors because they are on the same current path as the cell transistor. Because the word
line driver and column control drivers are connected to these large transistors as shown in
Figure 5.1, they are also large and leaky. Thus, the peripheral circuits of STT-MRAM caches
consume much leakage power. Furthermore, as VLSI technology is scaled down, the current
drive ability of a transistor decreases. Therefore the peripheral circuits will be relatively
larger and consume larger leakage power in the future.
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Figure 5.2: Energy breakdown of an STT-MRAM LLC
5.1.2 Quantiﬁcation of leakage impact of STT-MRAM caches
Figure 5.2 presents the energy breakdown of an STT-MRAM cache used as an LLC.
The Y-axis represents energy, while the X-axis indicates executed workloads. The energy
of the STT-MRAM LLC is normalized to that of an SRAM LLC which has the same area.
The parameters of the STT-MRAM are based on a state-of-the-art device with 32-nm HP
CMOS technology and the perpendicular MTJs, which has relatively small write access en-
ergy [24, 56], while the parameters of SRAM were calculated by CACTI with 32-nm CMOS
technology [50]. Note that our experiment does not include power of tag arrays in both
caches. This is because power of a tag array is negligible due to its small size (around 1/10
of the capacity of a data array in the SRAM cache). The detailed simulation parameters and
workloads will be presented in Section 5.4.
As shown in the ﬁgure, leakage energy is dominant in the state-of-the-art STT-MRAM
LLC for many workloads. On average, it accounts for 72% of the total energy consumption
of the STT-MRAM LLC. Because of the large leakage energy, the total energy consumption
of the STT-MRAM LLC is 78% compared to that of the SRAM LLC on average. The impact
of write energy is also large for some workloads such as WD4, however it can be reduced by
the existing techniques such as EWT (Early Write Termination) [22]. Thus, we need to focus
44
CHAPTER 5. IMMEDIATE SLEEP
Ϭ
ϱϬ
ϭϬϬ
ϭϱϬ
ϮϬϬ
ϮϱϬ
^ZDϭD ^ddͲDZDϮD
^ƚ
ĂŶ
ĚͲ
ďǇ
>Ğ
ĂŬ
ĂŐ
Ğ΀
ŵ
t
΁
ůŽĐĂůƉĞƌŝƉŚĞƌĂůƐ
ŐůŽďĂůƉĞƌŝƉŚĞƌĂůƐ
ŵĞŵŽƌǇĐĞůůƐ
Figure 5.3: leakage breakdowns of SRAM/STT-MRAM LLCs
on reduction of leakage energy of STT-MRAM caches, though the write access energy has
been regarded as the most critical problems [21, 23, 22, 57].
Figure 5.3 presents the leakage power breakdowns of an 1MB SRAM LLC and a 2MB
STT-MRAM LLC which have the same area. The local peripherals represent such as write
drivers and word line drivers, while the global peripherals contain such as pre-decoders,
global output drivers, htrees. The parameters of the SRAM and STT-MRAM LLC are the
same as those utilized in the evaluation shown in Figure 5.2.
As shown in Figure 5.3, since the local peripheral circuits of the STT-MRAM LLC con-
sume large leakage power, total leakage power of the STT-MRAM LLC is comparable to
that of the SRAM LLC, though the leakage power of memory cells is almost zero due to its
non-volatility. The leakage power of the global peripheral circuits of the STT-MRAM LLC is
small compared to its local peripheral circuits because they do not need large transistors uti-
lized for driving large current. Thus we focus on the leakage reduction of the local peripheral
circuits of STT-MRAM LLCs.
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Figure 5.4: Subarray-level power gating for a data array
5.1.3 Runtime subarray-level power gating
Figure 5.4 illustrates architecture of a data array in an STT-MRAM cache under the as-
sumption that tag and data arrays are sequentially accessed in the cache. As shown in the
ﬁgure, the data array consists of some subarrays and global peripheral circuits. In addition to
memory cells, each subarray contains local peripheral circuits such as a local decoder, sense
ampliﬁers, local multiplexers and I/O drivers. The local decoder asserts a word line, and then
read current ﬂows into the MTJ devices within the word through bit lines. The amplitude of
read current is sensed by sense ampliﬁers connected to bit lines, and then ampliﬁed signals
are transferred to global peripheral circuits.
To reduce leakage power of local peripheral circuits, this thesis applies a power-gating
technique to STT-MRAM LLCs at the granularity of subarrays. As shown in Figure 5.4, a
power switch is inserted between each subarray and VDD. A power manager controls this
switch depending on cache-access patterns during active state. It is possible to implement
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power gating per each component of a subarray such as decoder, write-driver and multiplexer
as shown in [24]. However, this implementation increases the area of the local peripheral
circuits, though they occupy larger area as VLSI technology is scaled down as described
before. Moreover, most of the components such as write-driver and multiplexer circuits need
to be activated at the same time if the subarray is accessed. Therefore, we consider subarray-
level power management in this thesis.
Although subarray-level power gating is widely used on SRAM LLCs in modern mi-
croprocessors [5], it is not used during active state because of its large performance/energy
overheads. For example, if a subarray of an SRAM cache is powered off, all data stored in the
subarray are lost and then it dramatically increases cache-miss rate and data-transfer energy.
However, STT-MRAM LLCs do not suffer from this problem. Moreover, powering on/off
an SRAM subarray is much slower than STT-MRAM subarray because of the large charge-
discharge capacity of SRAM memory cells. Therefore, we propose a new power-management
scheme which is dedicated for STT-MRAM LLCs having small performance/energy sleep
overheads.
5.2 Motivation for an alternative approach to timeout
A timeout based power management, by which a power domain is turned off when it has
not been accessed for a certain amount of time called timeout interval, is well known as an
effective way for power management of SRAM caches [32]. However, using conventional
timeout for runtime subarray-level power gating still wastes the signiﬁcant amount of leakage
energy of subarrays. Section 5.2.1 quantiﬁes this problem. To alleviate this problem, this
thesis focuses on cache accesses that have less performance impact of subarray-level power
gating as described in Section 5.2.2 and 5.2.3.
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Figure 5.5: Relationship between performance and timeout interval
5.2.1 Waste of energy under timeout controls
Figure 5.5 shows the performance degradation caused by a timeout based power gating
as a function of the timeout interval. The X-axis shows the timeout interval, while the Y-axis
shows IPC which is normalized to IPC without power gating. In the ﬁgure, the geometric
mean and the worst case value of all the executed workloads are reported for each interval. As
shown in the ﬁgure, if we assume that 1% performance degradation on average is acceptable,
then the optimal timeout interval is about 2K cycles.
Figure 5.6 shows the relationship between performance and leakage reduction rate achieved
by runtime subarray-level power gating with a conventional timeout scheme and the other
methodologies. “TO” means the timeout based power control. The other methodologies
show the room for improvement of “TO” and the detailed information of them will be shown
in the later part of this section. In the ﬁgure, the X-axis represents leakage reduction rate of
all the executed workloads, while the Y-axis represents relative IPC. Intuitively, upper right
area represents that performance is better and leakage is further reduced. A value plotted in
the ﬁgure is averaged over all workloads. The number at each plot represents the associated
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Figure 5.6: Relationship between leakage reduction rate and performance for various power
management schemes
interval length. The detailed information of the executed workloads will be described later.
As shown in Figure 5.6, if we try to suppress the performance degradation within 1%, the
conventional timeout scheme achieves only 44% leakage reduction. Thus, runtime subarray-
level power gating with conventional timeout has the limited capability to save leakage power
of an STT-MRAM LLC.
5.2.2 Non-performance-critical accesses and their energy impact
If we consider subarray-level power gating for STT-MRAM LLCs, there are two types
of cache accesses which can be regarded as non-performance-critical. One is a write access
because it is well known that delaying write accesses to an cache has negligible impact on
processor performance [53]. The other is an access which arrives with long time interval
since the previous access to the subarray because turning off a subarray in this case causes
relatively small impact on performance as shown in Figure 5.5. More speciﬁcally, we can
save relatively large leakage energy with small performance impact by turning off subarrays
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Figure 5.7: Waste of energy under conventional timeout
during such long access intervals because we can minimize the number of wakeup operations
to save a certain amount of leakage energy.
As the conventional timeout scheme can not identify such non-performance-critical ac-
cesses efﬁciently, it would waste signiﬁcant amount of leakage energy if the scheme is applied
to STT-MRAM LLCs as shown in Figure 5.7. Although the conventional timeout scheme can
identify accesses with long interval, the subarray needs to be kept awake and wastes leakage
energy during the timeout interval (case A). Furthermore, a subarray is not turned off until
meeting the timeout even if the next access is a write, which leads to the waste of energy
because turning off the subarray has negligible impact on performance (case B). As seen
from this ﬁgure, it is important to turn off a subarray immediately after an access has been
completed if the next access is non-performance-critical. We call this control IS (Immediate
Sleep).
5.2.3 Quantiﬁcation of the energy impact of non-performance-critical
cache accesses
Figure 5.8 shows the breakdown of accesses to an LLC. We classiﬁed all the cache ac-
cesses into 4 categories with two criterions: read/write, and long/short. A long access means
that the interval between the access and the previous access to the same subarray exceeds a
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Figure 5.8: Breakdown of LLC accesses
Ϭ
Ϭ͘Ϯ
Ϭ͘ϰ
Ϭ͘ϲ
Ϭ͘ϴ
ϭ
Z
ϭ
Z
Ϯ
Z
ϯ
Z
ϰ
Z
ϱ
Z
ϲ
Z
ϳ
Zt
ϭ
Zt
Ϯ
Zt
ϯ
Zt
ϰ
Zt
ϱ
Zt
ϲ
t
ϭ
t
Ϯ
t
ϯ
t
ϰ
t
ϱ
t
ϲ
t
ϳ
D
ŝǆϭ
D
ŝǆϮ
D
ŝǆϯ
D
ŝǆϰ
D
ŝǆϱ
D
ŝǆϲ
D
ŝǆϳ ǀ
Ő͘>Ğ
ĂŬ
ĂŐ
ĞZ
ĞĚ
ƵĐ
ƚŝŽ
Ŷ
ZĂ
ƚĞ
dK KW;ŝŶƚĞƌǀĂůͿ KW;ŝŶƚĞƌǀĂůΘǁƌŝƚĞͿ
Figure 5.9: Leakage reduction caused by runtime subarray-level power gating with oracle
prediction
certain interval, and a short access means vice versa. In this experiment, the interval is set
to 2K cycles. The ﬁgure shows that non-performance-critical accesses (i.e., write or long
accesses) account for 80% of cache accesses. Therefore, there still remain many chances to
save leakage energy of subarrays without performance degradation.
Figure 5.9 illustrates leakage reduction brought by runtime subarray-level power gating
with the ordinary timeout and oracle prediction. The oracle prediction represents the situ-
ation where the power manager ideally tells the type of the next access beforehand. If the
next access is non-performance-critical, the manager applies IS (Immediate Sleep) to the
51
CHAPTER 5. IMMEDIATE SLEEP
subarray. The ﬁgure has 3 bars for each workload: “TO” means the conventional timeout;
“OP(interval)” represents the oracle prediction that can only tell whether the next access is
long or not; and “OP(interval & write)” means the oracle prediction that can tell both long or
not and write or not. In this evaluation, an access which arrives after 2K cycles is regarded
as a long access for all of the schemes. Therefore, the timeout interval is also set 2K cycles
for “TO” to identify long accesses. On average, “OP(inverval & write)” improves leakage
reduction rate by more than 50% compared to “TO”. “OP(interval)” is useful for RD1-RD7
which are workloads having many long read accesses. On the other hand, the write prediction
is effective for WD1-WD7 which are write intensive workloads as described later.
Finally, we explain the relationship between performance impact and leakage reduc-
tion by the oracle prediction based power managements “OP(interval)” and “OP(interval &
write)” shown in Figure 5.6. The number at each plot represents the associated interval length
for determining each access long or not for these methods. “TO” also utilizes these values to
identify each access whether long or not by setting the timeout interval as one of the values.
As shown in the ﬁgure, these oracle based predictions show large leakage reduction compared
to “TO” at the same performances.
These results motivate us to develop a new control scheme IS, which turns off a subarray
immediately if the next access to the subarray is non-performance-critical. The next section
describes our control scheme in detail.
5.3 Immediate Sleep: reducing the energy impact of pe-
ripheral circuits
The proposed scheme turns off a subarray of STT-MRAM LLC immediately after an
access if its next access is non-performance-critical. This section describes the details of the
scheme and its implementation.
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Figure 5.10: Overview of Proposed Power Management
5.3.1 Overview
Figure 5.10 illustrates the overview of the proposed power manager. The immediate sleep
control logic generates a signal to assert the power switch of the subarray when the next
access to the subarray is predicted to be non-performance-critical. The signal is immediately
negated when the subarray is accessed.
To predict the type of the next access, this logic has two predictors: Write Predictor (WP)
and Interval Predictor (IP). WP predicts whether the next access is a write operation or not,
whereas IP predicts whether the next access is long or not for each subarray. Both predictions
are carried out every access in parallel with the subarray access. If either of the prediction
results is true, the subarray is turned off immediately after the access ﬁnishes.
If non-performance-critical accesses are predicted as critical, chance of power gating is
lost which leads to the waste of signiﬁcant leakage power. In order to avoid such energy
waste, the power manager also includes an ordinary timeout-control logic which turns off a
subarray based on the timeout. We can also utilize the logic to conﬁrm whether the last access
to a subarray was long or not and feedback the information to IP.
The effectiveness of our power manager relies on the accuracy of the two predictors.
We extend a history-based approach to these predictors, which is widely used for branch
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prediction [58] and cache-hit/miss prediction [59]. The next section explains the predictors.
5.3.2 Prediction of non-performance-critcal subarray accesses
Figure 5.11 shows the concept of our history-based predictor. As the prediction schemes
of WP and IP are conceptually identical, the ﬁgure illustrates only one predictor. The binary
sequence shown in the ﬁgure indicates the past access history for a given subarray (note that
the history for WP and that for IP are not the same). In WP, “1” represents a write access
to the subarray, while “0” represents a read access to it. In IP, “1” represents an access after
long interval, while “0” represents an access not ﬁt the case. WP and IP have their own access
histories for each subarray. The histories for the subarray are updated every subarray access.
With this access history, it is predicted whether the next access to the subarray is performance-
critical or not. Here, x and n represents the next access to the subarray and the length of the
history h used for prediction, respectively. First, a predictor compares the probability of x = 1
(P(x = 1|h)) to the probability of x = 0 (P(x = 0|h)). Then, if P(x = 1|h) > P(x = 0|h)
holds, a predictor outputs 1 (i.e., the next access is not expected to be performance-critical).
Otherwise, the predictor outputs 0. To achieve this, we have only to estimate P(x = 1|h),
since P(x = 1|h) + P(x = 0|h) = 1 is always established for all h.
Figure 5.12 shows the accuracy of static predictors. Here, it is assumed that P(x = 1|h)
for all the accesses of each workload are given in an ofﬂine manner, and the prediction is
statically decided based on the information. The X-axis shows history length n, while the
Y-axis shows the prediction accuracy. “WP(Avg.)” and “IP(Avg.)” represents the predic-
tion accuracy of WP and IP averaged over all programs respectively, while “WP(RW3)” and
“IP(RD3)” shows the prediction accuracy of WP for RW3 and IP for RD3 respectively. In this
evaluation, we regard an access which arrives after 2K cycles as a long access. As shown in
the ﬁgure, the prediction accuracy of both WP and IP exceed 84%, even if the history length
n is 1 and the prediction is static. However, as shown in this ﬁgure, longer history length
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Figure 5.11: History-based prediction of non-performance-critical subarray accesses
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Figure 5.12: Accuracy of static history-based predicion
is required for the workload RW3 and RD3 to achieve accurate prediction. This is because a
subarray is accessed regularly during executing those workloads. Thus, a history-based ap-
proach is also useful for prediction of non-performance-critical subarray accesses, especially
for the workloads which produce regular access patterns in subarrays.
5.3.3 Implementation of predictors
Figure 5.13 explains the implementation of each predictors. As previously mentioned,
WP and IP are the same except for the actual history data. A predictor consists of two tables
as well as a 2-level adaptive branch predictor[58]. One is a history table that consists of shift
registers keeping access histories. The number of shift registers is the same as the number of
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Figure 5.13: Implementation of predictors
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Figure 5.14: State transition and prediction
subarrays. The other is a pattern history table that consists of some saturating counters having
access tendencies. When an access reaches the power manager, the history table is referred
with its subarray address, and then the access history for the subarray is read out. Next, the
pattern history table is accessed with the above history, and then P(x = 1|h) for the history
is loaded. If the loaded value is greater than a threshold value (TH), the predictor outputs 1.
Otherwise, it outputs 0.
All tables are updated when the above prediction process ﬁnishes. Depending on the type
of the current access (i.e., write/read, and long/short), the predictor updates two shift registers
used for prediction (i.e., the related shift registers in WP and IP, respectively). Moreover, the
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predictor counts up or down two saturating counters used for prediction, according to the
access type. As shown in Figure 5.14, the value of the related counter is incremented if x = 1
follows the access history. It is decremented if x = 0 follows the history.
Table 5.1: Simulation paramaters utilized for the evaluation of IS
Name Remarks
CPU 2core, 2GHz, alpha, in-order 4-way fetch/decode/issue
L1 D/I cache (SRAM) 32KB, 1-cycle latency 4-way set assoc., 64B line
L2 cache (SRAM)
1MB, 14-cycle latency 16-way set assoc., 64B line
8-entry write buffers
L2 cache (STT-MRAM)
2MB, 16-cycle/20-cycle latency(read/write)
16-way set assoc., 64B line, 8-entry write buffers
64KB subarrays, 10-cycle wake-up latency
Main memory 200-cycle latency
predictors
2bits/4bits history(WP/IP), 2bits/2bits counters(WP/IP),
102/012 threshold TH(WP/IP)
5.4 Evaluation
For evaluation, we implemented our method on a cycle-accurate processor simulator. This
section describes the experimental methodology and result.
5.4.1 Evaluation environment
We implemented the proposed method on Gem5[49], which is the simulator that models
detailed memory systems including non-blocking caches and write buffers for lower level
caches. The simulation parameters are summarized in Table 5.1. The processors consist of
2-level caches (i.e., level 2 is the last level), so we used an STT-MRAM cache and our power-
gating method for the L2 cache. The feature size of a state-of-the art STT-MRAM cell is the
half of that of SRAM cell[56]. That is, the memory cells of an STT-MRAM can be doubled
under an area constraint. Therefore, we assumed that the STT-MRAM cache has twice the
capacity of the SRAM cache in our simulation. Note that the STT-MRAM cache consists of
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32 subarrays, with each subarray having 64 KB.
Table 5.2: Energy parameters utilized for the evaluation of IS
Name Remarks
L2 cache (SRAM) 0.421[nJ/access] dynamic, 239[mW] leakage
L2 cache
(STT-MRAM)
0.428/1.20[nJ/access] dynamic(read/write)
118/0.174[mW] total leakage of subarrays(awake/sleep)
0.078[nJ/sleep] PG overhead for a subarray
predictors
(IP & WP total) 0.00601[nJ/prediction] dynamic, 0.00629[mW] leakage
Table 5.3: Classiﬁcation of SPEC2006 benchmarks
Class Benchmarks
Read Dominant GemsTDTD, tonto, gcc, namd, sphinx3, h264ref, povray, gromacs
Read-Write sjeng, astar, soplex, bwaves, hmmer, omnetpp, dealII, gamess, xalancbmk
Write Dominant libquantum, milc, gobmk, zeusmp, lbm, bzip2, cactusADM, lbm, leslie3d, wrf
The energy parameters of the STT-MRAM LLC and the SRAM LLC are shown in Ta-
ble 5.2. The parameters of the STT-MRAM LLC such as dynamic energy and leakage
power are derived from a state-of-the-art STT-MRAM with 32-nm high-performance CMOS
technology[56]. We also estimated the leakage power of peripheral circuits of the STT-
MRAM LLC with CACTI 6.5[50], and then it turned out the total leakage power of local
peripheral circuits is 118 mW (3.69mW per subarray). The leakage power of a subarray
during the sleep state was estimated 0.00544 mW, thus the local peripheral circuits consume
only 0.174 mW if they are all turned off as shown in Table 5.2. The recovery latency from
sleep state is 10 cycles and the energy overhead of power gating for a subarray is 0.078 nJ as
shown in Table 5.1 and Table 5.2. These values were estimated with the RC net-list from a
64KB memory array. Because these parameters depend on the implementation of the power
switches, we optimized the switches to minimize the wakeup latency under certain area and
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energy constraints with our in-house circuit simulator.
The parameters of WP and IP are listed in the last row of TABLE 5.1. The prediction ta-
bles are the major reason for area increase but their size is only 29B for the 2MB STT-MRAM
LLC. We also calculated the energy overheads of these predictors with SPICE assuming that
they are designed as register ﬁles. In the last row of TABLE 5.2, the calculation results
are represented as the total dynamic/leakage of all tables in our predictor. Because they are
negligible compared to the leakage power of the total local peripherals (118mW), the over-
heads did not affect the total energy saving caused by our technique in our evaluation shown
later. The prediction is carried out in parallel with the cache access, thus it also does not
affect the processor performance at all. Therefore we did not take the prediction latency into
consideration.
We evaluated our methodology in multiprogrammed environments on the multi-core pro-
cessor using 27 programs from SPEC CPU 2006 benchmark suits. We did not use perlbench
and calculix because Gem5 cannot execute them normally[49]. As shown in TABLE 5.3,
these programs are divided in 3 categories, depending on read/write access frequency. Read
intensive programs are classiﬁed as Read Dominant, while write intensive programs are
classiﬁed as Write Dominant. The others are classiﬁed as Read-Write. In our evaluation,
we utilize workloads called RD*, RW*, WD* and Mix*. In RD*, 2 benchmarks are ran-
domly selected from Read Dominant and are executed on each core. Similarly in workloads
WD*/RW*, 2 benchmarks are randomly selected from Write Dominant/Read-Write respec-
tively and are executed on each core. In workloads Mix*, 2 benchmarks are selected randomly
from different categories and executed on each core. By doing so, we can evaluate various
access patterns on the LLC of the multi-core processor. Each program of a workload is
fast-forwarded for 500M instructions, and the workload is simulated until all programs have
executed 500M instructions. We report aggregated IPC in the evaluations.
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Figure 5.15: Relationship between IPC and leakage reduction rate for various methods
5.4.2 Experimental results
Figure 5.15 shows the relationship between IPC and leakage reduction rate for various
methods. We compared 3 methods in this evaluation: “TO” means power gating with con-
ventional timeout; “IS (IP & WP)” means power gating with IS controlled by both IP and WP;
and “IS (Ideal)” represents power gating with ideal IS whose predication is always correct.
The X-axis represents leakage reduction rate of overall subarrays, while the Y-axis represents
relative IPC. Intuitively, upper right area represents that performance is better and leakage is
further reduced. A value plotted in the ﬁgure is averaged over all programs. We changed the
intervals set in the leakage/performance evaluations within the range of 512-8K cycles. The
number at each plot represents the associated interval length.
As shown in the ﬁgure, “IS (IP & WP)” saves more leakage energy than “TO” at the
same performance degradation. For example, “IS (IP & WP)” saves 71% of leakage energy
whereas “TO” saves only 44% of that at IPC degradation of 1%. This indicates that “IS
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Figure 5.16: Leakage reduction rate for various schemes
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Figure 5.17: Overall LLC energy consumption for “IS (IP & WP)”
(IP & WP)” consumes 48% (1-(1-0.71)/(1-0.44)=0.48) less leakage energy than “TO” (32%
total leakage saving of the STT-MRAM LLC) at that performance. We have to select the
acceptable performance degradation properly with considering the energy consumption of the
other components of the processor because increasing total execution time also increase their
energy consumption. However, at any performance, our methodology shows large leakage
reduction compared to the conventional timeout based control.
Figure 5.16 shows the leakage reduction rate of overall subarrays of the STT-MRAM
LLC for various workloads. The horizontal axis represents benchmark programs, while the
vertical axis represents ratio of reduction of leakage energy in the STT-MRAM LLC. The
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Figure 5.18: IPC for various power-management schemes
reduction of leakage energy is normalized to leakage energy of no power gating. The energy
overheads of power gating and predictors are considered in this evaluation. There are 4 bars
for each program: “IS (IP)” means power gating with IS controlled by IP; and the others are
the same as described above. “TO” use 2K cycles as timeout intervals and the other schemes
also regard an access which comes after 2K cycles as long. As shown in the ﬁgure, “IS (IP &
WP)” achieves leakage reduction of 76% on average. “IS (IP)" (IP based IS) helps reducing
leakage power for benchmarks having many long-read accesses like RD1-RD7. On the other
hand, WP based IS works very well for write intensive workloads like WD1-WD7.
Figure 5.17 represents overall energy consumption of the STT-MRAM LLC with “IS (IP
& WP)”. The X-axis shows executed workloads. Each bar contains the leakage energy of the
local/global peripheral circuits, the dynamic (read/write) energy of the LLC and the energy
overheads of the predictors, which are normalized to the energy consumption of the SRAM
LLC. The energy overhead of power gating is contained in the leakage energy of the local pe-
ripheral circuits. As shown in the ﬁgure, most of the energy consumption of the STT-MRAM
LLC can be reduced by the proposed methodology compared to Figure 5.2. On average,
thanks to “IS (IP & WP)” based power management, the STT-MRAM LLC consumes only
45% energy compared to the SRAM LLC. The dynamic energy is not ignorable for some
workloads such as WD4 and the leakage energy is mainly consumed by the global peripheral
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circuits for many workloads. However, they can be signiﬁcantly reduced by the previous
works such as [23, 22, 60].
The processor performance for each scheme is summarized in Figure 5.18. The vertical
axis represents relative IPC, which is normalized to IPC of no power gating. As shown in the
ﬁgure, the performance degradation caused by our scheme is quite small. With the proposed
technique, the performance degradation is still around 1% at the average case. This is because
our predictors are accurate enough.
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Chapter 6
Evaluating parameter requirements of
STT-MRAM caches
In this chapter, we evaluate the parameter requirement of STT-MRAM caches depending
on the typical load state of a certain system. For systems on which only I/O bound applica-
tions are usually executed though operation, the cache access performance/energy less affect
the overall system performance/energy because caches are less frequently accessed. Because
the cost of STT-MRAM caches highly depends on their parameters, we have to know the pa-
rameter requirement to optimize the design. In the ﬁrst section, the relation between param-
eter requirement and load state of the system is described. In the second section the models
utilized for the evaluation is explained. In the ﬁnal section, the evaluation methodology and
the experimental result are shown.
6.1 Parameter requirements of STT-MRAM for low CPU
load systems
In this section, we describe the relation between the parameter requirement of STT-
MRAM and the system load state.
Figure 6.1 illustrates the power and execution time of two different processors having
an SRAM-based LLC or an STT-MRAM-based one for different system load state. In the
ﬁgure, the X-axis shows the total execution time, while the Y-axis shows the power, thus
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Figure 6.1: Performance and power according to workloads
the total area of the rectangular regions shows the total energy consumption. The high load
in the ﬁgure means only CPU/memory bound applications are executed on the system. On
the other hand, both high load applications and low load applications are executed for the
real system during operating time. Here, the high load applications include CPU/memory
intensive workloads thus a CPU hardly goes into idle state during executing them. On the
other hand , low load applications indicate I/O bound applications which make a processor
frequently idle. Note that the low load applications and high load ones are executed mixedly
along the time axis unlike the graphs shown in Figure 6.1.
As shown in Figure 6.1, the energy reduction and performance degradation brought by
STT-MRAM highly depend on the system load state. This is because the energy/performance
impact by memory parameters is highly depend on memory access frequency, which is quite
different for high/low load applications. More speciﬁcally, a processor stays idle for low load
applications, during which any memory reference does not occur, thus the impact is small for
them. Thus, the performance/energy impact of LLC parameters are relatively small for the
systems whose load state is usually low.
Therefore, this thesis clariﬁes the parameter requirement of STT-MRAM caches accord-
ing to acceptable performance degradation, target energy reduction rate and typical system
load state. In this thesis, the parameter called utilization rate of high load applications are in-
troduced to express the system load state. The parameter is given by the total execution time
of the CPU/memory intensive applications per the total execution time of all the applications.
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6.2 Formulation and modeling
In this section， this thesis explains the formulation of the problem in 6.2.1. Then, the
energy / performance models are described in 6.2.2.
6.2.1 Formulation
To acquire the parameter requirement, we formulated the problem as shown in the equa-
tions (6.1), (6.2). In the equations, Tmts and Emts indicate the relative execution time and
relative energy consumption of the processor having an STT-MRAM LLC which are nor-
malized to those of the processor having an SRAM LLC, respectively. Rinc, Rsave and Rutil
shows the acceptable performance degradation, energy reduction requirement and the utiliza-
tion rate of high load applications that is described before. For example, Rutil = 1 means only
high load applications are executed on the system. Tlat and Eacc describe the access latency
and access energy of the STT-MRAM cache respectively.
Tmts (Tlat ,Rutil ) ≤ 1 + Rinc (6.1)
Emts (Tlat ,Eacc,Rutil ) ≤ 1 − Rsave (6.2)
The ﬁrst equation explains the performance constraint condition. In the equation, the
requirement of latency Tlat can be determined when the acceptable performance degradation
Rinc and the load state Rutil are given. Note that the relative execution timeTmts is independent
of the energy parameter Eacc.
The second equation describes the energy constraint condition, in which the parameter re-
quirement for (Tlat ,Eacc) are determined when the target energy reduction rate Rsave and the
utilization of high load applications Rutil are given. The latency Tlat is included in the argu-
ments of Emts because increasing execution time also increases leakage energy consumption.
The Figure 6.2 illustrates the area that meets both of the equations above. In the ﬁgure,
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Figure 6.2: The domains to meet the parameter requirements
the horizontal axis indicates the access latency Tlat , while the vertical axis shows the energy
consumption of the cache Eacc. As shown in the ﬁgure, if the utilization rate of high load
application Rutil is higher, then the area is smaller under a certain constraints (Rinc,Rsave).
To acquire the boundary of the area, we describe the models for execution time and energy
consumption in the next section.
6.2.2 Performance / energy calculation
The models utilized in this work are as follows. First of all, the relative execution time and
relative energy consumption of an STT-MRAM LLC are expressed as Thighmts (Tlat ) / T
low
mts (Tlat )
and Ehighmts (Tlat ,Eacc) / E
low
mts (Tlat ,Eacc) for high / low load applications. The execution time
and energy consumption are normalized to those of an SRAM LLC. Then, Tmts (Tlat ,Rutil )
and Emts (Tlat ,Eacc,Rutil ) are calculated as shown in the equations (6.3) and (6.4). As shown
in the equations, these are expressed as weighted linear sums of above equations. The weight
Rutil or 1 − Rutil show the utilization of high or low load application respectively.
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Tmts (Tlat ,Rutil )
= RutilT
high
mts (Tlat )
+ (1 − Rutil )Tlowmts (Tlat ) (6.3)
Emts (Tlat ,Eacc,Rutil )
= RutilE
high
mts (Tlat ,Eacc)
+ (1 − Rutil )Elowmts (Tlat ,Eacc) (6.4)
The high load applications can be divided into two classes: memory bound applications
and CPU bound applications. Because the performance / energy impact of memory param-
eter is much more signiﬁcant while executing memory bound application, we consider it in
our models. More speciﬁcally, for memory / CPU bound applications, the relative execution
time and relative energy consumption of an STT-MRAM LLC are expressed as Tmbmts (Tlat ) /
Tcpubmts (Tlat ) and E
mb
mts (Tlat ,Eacc) / E
cpub
mts (Tlat ,Eacc) which are normalized to those of an SRAM
LLC. In this thesis, we models Thighmts (Tlat ), E
high
mts (Tlat ,Eacc) as the equations shown in (6.5),
(6.6). In the equations, Rmb is given by the total execution time of the memory bound appli-
cations per the total execution time of all the high load applications.
Thighmts (Tlat )
= RmbTmbmts (Tlat )
+ (1 − Rmb)Tcpubmts (Tlat ) (6.5)
Ehighmts (Tlat ,Eacc)
= RmbEmbmts (Tlat ,Eacc)
+ (1 − Rmb)Ecpubmts (Tlat ,Eacc) (6.6)
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To clarify the area, we need to acquire T∗mts (Tlat )，E∗mts (Tlat ,Eacc) (* = low, mb, cpub).
We got these functions based on the simulation described later.
6.3 Evaluation
In this section, the evaluation methodology and environment are shown ﬁrstly. Then, the
experimental result is revealed.
6.3.1 Evaluation methodology
First of all, we classify the executed applications memory bound, CPU bound and low
load (I/O bound). As described before, memory / CPU bound applications are high load ones.
In this research, we utilized SPEC CPU2006 benchmark suite [39] as high load applications.
The classiﬁcation to memory / CPU bound is based on the performance impact of access
latency for each workload. The detailed classiﬁcation will be shown later. For low load
applications, we chose some I/O bound workloads as follows.
surge Surge is an I/O bound application installed in the simulator shown later by default.
The application issues frequent I/O requests thus a processor often stay in idle during
executing the program.
specWeb We executed specWeb benchmark client on the simulator described later. This
application utilize the network very frequently thus usually stays in idle to wait for the
responses.
bonnie++ bonnie++ is a widely utilized benchmark software for evaluating disk I/O perfor-
mance. This software issues frequent disk requests thus the processor also frequently
turns into the idle state.
ﬁnd ﬁnd command is executed at the root directory of the ﬁle system. During directory
search, disk I/O requests are frequently issued.
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netperf netperf is a tool for checking the status of a network. During execution, the machine
frequently goes to the idle state.
wget wget is a command to fetch contents from web sites. In our evaluation, a client machine
tries to fetch a ﬁle having few MB from the other http server.
In the evaluation, we acquire T∗mts (Tlat ) and E∗mts (Tlat ,Eacc) (*=mb,cpub,low) for each
class. To do so, we evaluate the performance and energy for various cache parameters for
each applications then calculate the average performance and average energy for each class
with the results.
Furthermore, we input the results T∗mts (Tlat ) and E∗mts (Tlat ,Eacc) to the equations (6.3)-
(6.6). By doing so, we can acquire Tmts (Tlat ,Rutil ) and Emts (Tlat ,Eacc,Rutil ). In the evaluation
we set Rmb, Rcpub and Rlow to various values.
Name Remarks
OS linux 2.6.27
CPU 2core, 2.4GHz, alpha, OoO 4-way fetch/decode/issue
L1 D/I cache 32KB, 1ns latency, 8-way set assoc., 64B line
LLC (SRAM) 4MB, 6.4ns latency, 16-way set assoc., 64B line
LLC (STT-RAM)
8MB, 7.8ns latency(read), 9.8ns latency(write), 16-way set assoc.
64B line, 128KB subarrays, 9ns wakeup latency
Main memory 100ns latency, 6.4GB/s bandwidth
Disk 10ms latency
Ethernet 100μs latency, 100Mb/s bandwidth
Table 6.1: Simulation settings
Evaluation settings
We evaluated the performance and energy on the full-system simulator gem5[49]. The
parameters utilized in the evaluation are shown inTable 6.1.
The parameters utilized for the energy calculation are shown in Table 6.2. The prameters
of SRAM are calculated with CACTI [50], while the parameters of STT-MRAM are based
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on the previous work [61]. We increased the access energy and access latency of the STT-
MRAM cache to acquire the boundary.
In the evaluation, we apply power-gating to both the STT-MRAM cache and the SRAM
cache. More speciﬁcally, A subarray of the STT-MRAM is turned off based on the decision
made by Immediate Sleep Control Logic proposed in the last chapter while the processor
is active. The interval threshold utilized by the logic is set to 16K cycles in the evaluation
with taking the performance impact of power gating into consideration. The other hardware
settings of the power manager is based on those shown in the last chapter. During processor
idle state, all the subarray of the STT-MRAM cache is turned off thus the leakage during
idle is not considered in the evaluation. On the other hand, power-gating is applied to the
SRAM cache only when the processor stays idle and the performance degradation is under
the performance constraint.
Table 6.2: Energy parameters
Parameters Remarks
LLC:
　 SRAM:
　　 Leakage Power: 2.86W
　　Dynamic Energy: 0.843nJ/line
　 STT-MRAM:
　　 Leakage Power: 0.604W
　　Dynamic Energy: 0.751nJ/line(read)
　　 1.53nJ/line(write)
main memory:
　Dynamic Energy: 51nJ/line
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6.3.2 Evaluation result
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Figure 6.3: Execution time as a function of latency
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Figure 6.4: Energy consumption as a function of access latency
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Figure 6.5: Energy consumption as a functions of access energy
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Figure 6.6: The relative execution time as a function of latency for various Rutil
Figure 6.3-6.5 show the performance / energy evaluation results for various applications.
For the evaluation, we add latency to the original STT-MRAM one shown in Table 6.1 and
also multiple various values with the original access energy shown in Table 6.2. In this thesis,
these original parameters are called top-parameters. In Figure 6.3, the X-axis shows the
additional latency, while the Y-axis indicates the relative execution time. In Figure 6.4, the X-
axis shows the additional latency, while the Y-axis indicates the relative energy consumption.
In Figure 6.5, the X-axis shows the access energy, while the Y-axis describes the relative
energy consumption. In the energy evaluation, the dynamic/leakage energy of the LLC and
the memory access energy during executing the application are considered. The memory
access energy is considered because an STT-MRAM LLC can reduce the number of memory
accesses because it has larger capacity than an SRAM LLC. As shown in the ﬁgure, the
impact of parameters on performance / energy is signiﬁcant for memory bound applications.
We utilized these results for the calculation of parameter requirement. In the later evaluation
we set Rmb to 0.5.
Figure 6.6 shows the relationship between the total execution time and the latency of the
LLC for various Rutil . The X-axis shows the additional latency, while the Y-axis indicates
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Figure 6.7: Energy consumption as a function of access latency for Rutil
the relative execution time. The broken line shows examples of performance constraints.
By obtaining the intersection point of the performance constraint line and the performance
line for a certain Rutil , we can acquire the parameter requirement of latency for Rutil . For
example, if we accept 1 % performance degradation, the STT-MRAM having 11ns longer
latency than the original one is acceptable. The prior work usually evaluate the effectiveness
of STT-MRAM only with high load application (Rutil=1). Therefore, we can also know how
much the parameter requirement can be relaxed by considering low load state by comparing
the intersection point between Rutil = 1 and the others.
Figure 6.7 shows the relationship between the energy consumption of the LLC and the
access latency of the cache for various Rutil . The X-axis shows the additional latency, while
the Y-axis indicates the relative energy consumption. As shown in the ﬁgure, the impact of
latency increase on the total energy consumption of the cache is quite small. This is because
the incrementation of the total static energy consumption caused by performance degradation
relatively causes small impact on total energy consumption. The difference of these values
are brought by the frequent memory references of memory bound applications.
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Figure 6.8: Energy consumption as a function of access energy for Rutil
Figure 6.8 indicates the relation between the energy consumption of the cache and the
access energy of it for various Rutil . The X-axis shows the access energy, while the Y-axis
indicates the relative energy consumption. The broken line shows examples of target energy
reduction. In the same way as Figure 6.6, we can acquire the parameter requirement of the
access energy for Rutil by obtaining the intersection point of the target energy reduction line
and the energy line for a certain Rutil . For example, if the target is 60% energy reduction, the
STT-MRAM having around 40 times higher access energy than the original one is acceptable
for Rutil = 0.2. We can also conﬁrm how much the parameter requirement of access energy
can be relaxed by considering low load state by comparing the intersection point between
Rutil = 1 and the others because previous work considers only such high load state.
Figure 6.9 shows the parameter requirement at the constraints of (Rinc,Rsave) = (0.01,0.67)
for various Rutil . For Rutil = 1, even the STT-MRAM cache having the top-parameter can not
reach the target energy reduction, thus the top-parameter should be improved for the system.
If we consider the system whose utilization rate Rutil is from 20% to 40%, 2.5-5ns longer
access latency and 16-22 times higher access energy than the top-parameters are acceptable.
Figure 6.10 shows the parameter requirement at the constraints of (Rinc,Rsave) = (0.03,0.50)
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Figure 6.9: Parameter requirement at Rinc = 0.01, Rsave = 0.67
for various Rutil . The performance constraint and target energy reduction are relaxed com-
pared with Figure 6.9. In this case, 8ns longer access latency and 20 times higher access
energy than the top-parameters are acceptable. For Rutil = 1, even the STT-MRAM cache
having the top-parameter can not reach the target energy reduction, thus the too-parameter
should be improved for the system. If we consider the system whose utilization rate Rutil is
from 20% to 40%, 12-18ns longer access latency and 32-45 times higher access energy than
the top-parameters are acceptable.
From above results, it is turned out that the parameter requirement for an STT-MRAM
LLC can be signiﬁcantly relaxed by taking the system load state into consideration, which
allows us to utilize the STT-MRAM having lower manufacturing cost. After utilizing our
methodology, we can choose the best design with considering cost constraint from the designs
which meet the parameter requirement.
77
CHAPTER 6. EVALUATING PARAMETER REQUIREMENTS OF STT-MRAM
CACHES
ǆϭ
ǆϰ
ǆϭϲ
ǆϲϰ
ǆϮϱϲ
Ϭ ϱ ϭϬ ϭϱ ϮϬ
Đ
ĐĞ
ƐƐ
Ŷ
Ğƌ
ŐǇ
ĚĚŝƚŝŽŶĂů>ĂƚĞŶĐǇ΀ŶƐ΁
ZƵƚŝůсϭ ZƵƚŝůсϬ͘ϴ ZƵƚŝůсϬ͘ϲ
ZƵƚŝůсϬ͘ϰ ZƵƚŝůсϬ͘Ϯ
Figure 6.10: Parameter requirement at Rinc = 0.03, Rsave = 0.50
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Related work
In this chapter, this thesis clariﬁes the scope of this research in the overall power reduction
methodologies utilized for various components in various computing systems. Then, we
explain the differences between these studies and ours.
7.1 The scope of this research
Figure 7.1: The scope of this work in the overall power reduction methodologies
Figure 7.1 shows the scope of this research in various components in various systems.
The power consumption of a system comes from two different parts: dynamic and leakage.
As described before, the leakage power consumption of computer systems will be larger and
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larger as VLSI technology scales, thus this thesis focuses on the leakage reduction. Espe-
cially, we focus on the leakage reduction of caches in general-purpose processors utilized in
mobile devices. Although our approaches are proposed for the caches of these processors,
it can also be extended to other levels of the memory hierarchy or other kinds of computer
systems as described later.
7.2 Dynamic energy reduction techniques for various com-
ponents in various systems
Because the dynamic power of processors is also large for various systems, there have
been some researches which attempt to mitigate it. To reduce the dynamic power of sev-
eral components such as CPUs, GPUs and main memories, DVFS(Dynamic Voltage and Fre-
quency Scaling) is widely utilized. For embedded systems, some DVFS algorithms have been
proposed such as ones specialized for energy harvesting systems [62, 63] and temperature-
aware one [64]. For servers or HPC systems, various power management techniques utilizing
DVFS have also been proposed for CPUs, GPUs and main memories. In [65], an algorithm
that co-ordinates the voltage and frequency levels of both processors and DRAM memories in
server systems is proposed. In [66], a power management scheme which co-ordinates DVFS
and task mapping in CPU-GPU heterogeneous HPC nodes is proposed. Although these tech-
niques can signiﬁcantly reduce the dynamic energy of systems, they have no capability of
mitigating leakage energy.
In various memory systems, dynamic energy has been one of the critical issues. Particu-
larly, non-volatile memory based caches have suffered from write access energy, thus, several
architectural energy reduction techniques have been proposed [21, 23, 22]. Wu et al. propose
a cache system that is composed of STT-MRAM and SRAM area [21]. This cache system
stores frequently-written data in SRAM area to save the write-access energy in STT-MRAM
area. Zhow et al. propose EWT (Early Write Termination) for saving the energy for redun-
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dant writes [22]. In EWT, if a value of a written bit is equivalent to a retained value, the
write operation stops at the early stage. Kim et al. propose a scheme to reduce write energy
based on the difference of the amount of write current between memory cells [23]. These
techniques achieve the energy saving for write accesses, however they have no capability to
reduce leakage power of memory systems.
7.3 Leakage energy reduction techniques for various com-
ponents except caches
Because the leakage power of processors will be more and more signiﬁcant problem in
the future as VLSI technology scales, there have been a several solutions for reducing the
leakage for various components like processors and main memories.
In a microprocessors, functional units like ALUs and FPUs also consume large leakage
power, thus there is some prior work which tries to reduce the leakage during active state
by ﬁne-grained power-gating [27, 28, 29, 30, 31]. More speciﬁcally, these work turns off
the functional units when they are idle during executing CPU/memory bound applications by
the compilers and operating systems based power management schemes. These techniques
can be applied during active state unlike the power control schemes for SRAM-based caches
because they do not bring performance/energy overheads caused by data loss. Because of
such fundamental difference of performance/energy overheads between memories and logics,
the required power management scheme is also different.
Because conventional DRAM based main memories consume large refresh power to
avoid the data loss caused by leakage current, there are a lot of work which attempted to
reduce it by use of various memory technologies from low-power DRAM to non-volatile
memories like PRAM or STT-MRAM [67, 68, 55, 69, 70, 71, 72, 73]. Our methodologies
can also be applied to these memories as described later even though the temporal granularity
of power management technique is different.
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Figure 7.2: The scope of this research in the various power management granularities
7.4 Leakage energy reduction techniques for caches in general-
purpose processors
Figure 7.2 shows the scope of this research in the various power management granularities
for caches in general-purpose processors. A processor is turned off during system idle state,
thus we do not have to consider this state for leakage reduction of caches. Therefore, we
focused on the system active state (the processor active/idle state) in this thesis. Moreover, we
consider the leakage reduction of the memory cells in SRAM caches and the local peripheral
circuits in STT-MRAM based caches because they are the major leakage power consumers
in each cache. If we consider them, coarse-grained power-gating like subarray level one is
promising for the easiness of implementation, thus we only consider such coarse-grained
power-gating in this thesis. Furthermore, due to the performance/energy impact of data loss,
power-gating is applied only in processor idle state for SRAM caches in this thesis, while
that is applied in processor active state for STT-MRAM caches. Under the assumptions, we
proposed Lost Data Prefetch for SRAM based caches and Immediate Sleep for STT-MRAM
based ones, then evaluated the parameter requirement of STT-MRAM based ones.
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7.4.1 Fine-grained powermanagement techniques for caches during pro-
cessor active state
Since SRAM caches have suffered from leakage problem, there have been proposed
several solutions, in which very ﬁne-grained such as cache line level power management
schemes during processor active state are generally considered. Cache decay and drowsy
cache have been well studied, which are the leakage power reduction techniques for SRAM
memory cells at the granularity of cache line [32, 74, 75, 76, 77]. However, because of
the difﬁculty for the implementation, much coarser grained power controls like bank-level
power-gating are utilized during long processor idle in conventional commercial chips [5].
7.4.2 Coarse-grained power management techniques for caches during
processor active state
There exists a few studies about saving the leakage energy of peripheral circuits of SRAM
caches at the granularity of entire cache level during active state [60, 78]. Because these pa-
pers focus on the leakage reduction of the peripherals in caches, they may look similar to one
of our solutions. However, these papers focus on power saving of global peripheral circuits
such as pre-decoders and global output drivers, in contrast to us. As described in Chapter
5, leakage power of local peripheral circuits is dominant in total power of a state-of-the-art
STT-MRAM cache, thus we have to focused on them. Because the spatial granularity of
power management is fundamentally different, thus effective power management algorithm
is also different.
Because the leakage power of peripheral circuits will be one of the most signiﬁcant prob-
lem in STT-MRAM caches in the future, we applied power-gating to them at the granularity
of subarrays. Because turning off STT-MRAM caches does not cause data loss, thus we
can apply it during processor active state. Noguchi et al. [24] proposed the implementation
of power gating for an STT-MRAM chip which contains a subarray, which is based on our
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power-gating strategy shown in [79]. However, they applied the timeout-based naive power
management scheme to the chip, thus it still wastes about half of total leakage power of the
subarray. Moreover, the performance degradation caused by power-gating is not considered
in the paper. On the other hand, we also proposed a more sophisticated power management
algorithm called Immediate Sleep which reduces large part of the leakage of subarrays in an
STT-MRAM LLC under a certain performance constraint. This power management algo-
rithm was implemented in a real chip as shown in [80].
7.4.3 Coarse-grained power management techniques for caches during
processor idle state
In modern microprocessors, operating systems can direct LLCs to shut their banks down
during processor idle state [5]. However, the sleep chances are limited since it causes serious
performance/energy overheads as a result of data loss in the power gated bank. To mitigate
this problem, we propose a novel data management scheme called Lost Data Prefetch, which
is the ﬁrst work that reduces the performance overhead caused by data loss.
7.4.4 Evaluation for emerging memory technology based caches
Although there are some work which evaluated the usefulness of STT-MRAM caches [81,
21], our work is the ﬁrst one which attempts to clarify the parameter requirement for STT-
MRAM caches in consideration of both low processor active state and processor idle one.
More speciﬁcally, the evaluations were executed only in processor active state with the high
load applications like SPECCPU2006 benchmark suit [39] and PARSEC benchmark suit [82]
even though the modern computer systems usually stay in processor idle state because of the
I/O bound low load applications [34, 35, 38]. By considering such low load state, an STT-
MRAM cache whose access latency is longer and access energy is larger can be acceptable
for many systems, which can save manufacturing cost signiﬁcantly, though the write access
energy has been regarded as the most critical problem in STT-MRAM caches.
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Conclusion and further discussions
8.1 Conclusion
It is essential to optimize the cache design for improving the energy-efﬁciency of mi-
croprocessors under performance/cost constraints in many systems. To this end, this thesis
proposed two leakage energy reduction methodologies (Lost Data Prefetch and Immediate
Sleep) and a framework that clariﬁes the parameter requirement for STT-MRAM caches for
the optimization.
First, Lost Data Prefetch was proposed to save the performance degradation caused by
data loss brought by power-gating. More speciﬁcally, the methodology attempts to reduce
the performance degradation by fetching the lost data from the main memory before they are
re-refereced. By doing so, it can increase the opportunities for turning off SRAM caches.
The evaluation result shows that our methodology can successfully mitigate the performance
degradation with negligible area/energy overheads.
Second, Immediate Sleep was proposed to mitigate the leakage energy impact of periph-
eral circuits in STT-MRAM caches. More speciﬁcally, it turns off a subarray that contains
leaky local peripheral circuits immediately when the next access is non-performance-critical.
Therefore, it can effectively reduce the leakage with little impact on performance. The exper-
imental results show that our proposal can save most part of the leakage energy consumption
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of an STT-MRAM cache at negligible performance degradation.
From above proposals, the energy-efﬁciency of both SRAM and STT-MRAM caches can
be signiﬁcantly improved. As the next step, to acquire the optimal cache design, this thesis
proposed the framework that clariﬁes the parameter requirement of STT-MRAM caches de-
pending on the system’s load state. This is because the manufacturing cost of STT-MRAM
caches highly depends on their parameters and thus acquiring such requirement is quite im-
portant. Moreover, this thesis also demonstrated with the framework that the STT-MRAM
having the top parameters is not necessary for LLCs and thus the parameters can be greatly
relaxed for most cases.
We can ﬁnally acquire the optimal design if we can clarify the cost model of STT-MRAM
caches. This is going to be our future work.
8.2 Further Discussions
This section describes further discussion about this thesis. First, we clarify the applica-
bility conditions of each methodology proposed in the thesis in 8.2.1. Then, we explain the
expandability of them to other systems and other levels of memory hierarchy in 8.2.2.
8.2.1 Applicability conditions of the proposed methods
Lost Data Prefetch
Although LDPwas evaluated for several I/O bound applications in Chapter 4, this method-
ology can be used for other I/O bound applications too. However, the effectiveness of
the prefetch highly depends on the executed I/O bound application. More speciﬁcally, our
methodology is effective only for I/O bound applications having high spacial/temporal mem-
ory access locality at the granularity of pages. This is because the algorithm utilized in the
proposal tries to exploit the page level access locality. Namely, it fetches all of lost data
in a page that is accessed after turning on the cache. We can conﬁrm such page level data
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reuseness by checking TLB hit rate and it is usually high for these applications.
The methodology is also scalable, that is the method is also useful for processors having
much larger caches or many cores. Because the reuseness is determined by the executed
application, the cache size does not affect the efﬁciency of the method. Furthermore, the
number of cores does not affect the effectiveness because the method is used only when the
load is quite low, which means only one core is mostly used during active state.
Immediate Sleep
Although IS was evaluated for SPECCPU2006 benchmark suite that is widely utilized for
processor performance evaluation, the methodology can also be applied in any active state
during executing any applications. However, the usefulness of the method highly depends
on the characteristics of executed application such as intensity, regularity and locality of the
memory accesses. For the applications having quite low memory access intensity, even the
conventional timeout-based power management scheme is effective because subarrays are
mostly idle in such case. For the applications which produce irregular memory references,
the proposed method may not work well because the prediction used in IS attempts to exploit
the regularity of subarray level accesses. The temporal locality of executed application also
affects the accuracy of the interval predictor used in IS. Although the efﬁciency of IS depends
on all of these characteristics, we proved the effectiveness in common active cases by use of
the benchmark that was developed to evaluate such cases.
The effectiveness of the method also depends on the conﬁguration such as number of
cores. Because many threads can be executed concurrently, the cache access intensity of a
processor having many cores will be higher. In such case, the conventional timeout-based
power management scheme does not work well and a sophisticated algorithm like ours is
required to save the leakage of STT-MRAM caches. Moreover, the number of cores in a
processor has been increasing in the last decade thus our methodology will be more and more
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important in the future.
On the other hand, the regularity of accesses in a subarray of a shared cache decreases
as the number of running threads increases, which may make the accuracy of our predictor
degrade. This is because a subarray can be accessed by various threads having different
characteristics of accesses at the same period. However, we can easily solve this problem
by use of Cache Partitioning [83] by which a subarray is accessed only one application.
Moreover, the technique is considered as one of the most promising approaches to improve
the cache hit rate in this multi-core era.
The efﬁciency of our proposal also depends on the number of subarrays. This is because,
generally speaking, the number of accesses to a subarray decreases as the number of subar-
rays increases. In such case, the conventional timeout-based scheme also works well because
a subarray is less frequently accessed. However, the number of subarrays will be almost con-
stant even if the size of an LLC will increase in the future because, for an LLC, capacity and
density are the most important parameters and a subarray should be large to implement large
and dense caches.
The framework for the evaluation of STT-MRAM caches’ parameter requirement
The performance/energy evaluations shown in Chapter 6 are useful to optimize the device
parameters of STT-MRAM for general-purpose processors. This is because, to optimize the
design of such a processor, we should focus on common cases, thus utilizing the average per-
formance/energy of each application class is appropriate. In addition to that, the applications
utilized in the evaluation such as SPECCPU2006 benchmark applications are also suitable
for the optimization because they are widely used on such processors. On the other hand,
the errors of the performance/energy models used in the evaluations may be large for several
special cases which are very different from the evaluated cases. However, we do not have to
consider such rare cases to optimize the design of a general-purpose processor.
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The proposed framework can also be applied to other kind of processors having different
conﬁgurations such as different number of cores, different richness of core resources, dif-
ferent number of cache levels or different cache size. Although re-evaluations are required
for such processors, the evaluation result shown in Chapter 6 is useful for optimizing device
parameters of STT-MRAM because the conﬁguration utilized for it is based on a commercial
processor widely used in conventional mobile devices.
As a next step, we should appropriately set the load state parameter, the utilization rate of
high load applications for each system. For example, the parameter should be set lower for
low-end general-purpose processors because their load state must be usually low. To do so,
we have to know the actual value of the parameter in real systems from low-end to high-end
systems, which is our future work.
8.2.2 Extendability of the proposed methods to other systems / levels of
memory hierarchy
This section describes further discussion beyond the scope of this thesis. More specif-
ically, although this thesis focused on optimizing caches of general-purpose processors in
mobile devices, we can extend our proposals to other levels of memory hierarchy and other
computer systems as shown in Figure 8.1. In 8.2.2, this thesis describe the extension to other
memory hierarchy, particularly to main memory. In 8.2.2, this thesis extend our methodolo-
gies to other computer systems.
Extension to other levels of memory hierarchy
We can extend our strategies to other levels of memory hierarchy like main memories.
The only differences we should consider are the temporal/spatial granularity of power/data
management and the characteristics of accesses. For example, the power supply to main
memory is stopped only when the operating system goes to a system idle state like Hiberna-
tion State in which all the memory contents are moved to persistent storage devices like the
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Figure 8.1: The extension of this work to other components or other systems
hard disks. Moreover, the data movement between a main memory and a storage device is
usually done at the granularity of pages. In addition to that, the accesses to main memory are
generally done less frequently and more burstly compared with those to caches. Although
we have to optimize the algorithm because of these differences, prefetch itself can be utilized
for main memories to reduce the performance/energy impact of extra data movement caused
by state transitions. Moreover, applying power-gating to the peripheral circuits of various
non-volatile technologies utilized in main memory will also be useful because these memo-
ries generally have to drive large current for write operations, though the power management
algorithm utilized for them will need to be updated. Furthermore, we also have to choose the
best technology with sophisticated power management schemes to minimize the energy of a
main memory in consideration of system load state, performance/cost constraints.
Extension to the other computer systems
We can extend our schemes also to various computing systems from large scale systems
HPC systems to embedded devices. Here, we explain such extensions as follows.
If we consider HPC systems, the most signiﬁcant differences are the performance re-
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quirement, cost constraint and the amount of resources a system has. For these systems,
performance and fairness are the important factors, thus we rather have to care the worst case
performance degradation for each application class unlike the evaluation done in Chapter 7.
In addition to this, because these systems generally have enormous number of nodes and the
cost constraint is generally loose, we can compose heterogeneous memory systems for them.
More speciﬁcally, we can install various types of nodes having CPUs and main memories
with various memory technologies. If we consider such systems, we should optimize the
memory system of a node for a certain application class and allocate an application to the
appropriate node unlike the evaluation conducted in Chapter 7. Because power or energy
consumption of memory systems in HPC systems is quite high, thus such an optimization is
quite important. Moreover, LDP is also useful for HPC systems because the usage of pro-
cessor will be quite low while executing I/O intensive HPC applications. Furthermore, the
energy reduction of peripheral circuits of non-volatile memories used through various levels
of the memory hierarchy will also be useful for HPC systems.
Our framework can also be applied to servers and is useful for reducing their power
consumption. The processors specialized in server applications generally have quite large
caches [26], thus their leakage power consumption is also critical [3]. Moreover, such sys-
tems generally have quite large main memories thus their power consumption is also large.
Therefore, our approach is also useful for these systems. The difference we have to consider
for optimizing caches and main memories in these systems is only the workloads utilized in
them. Generally, the applications utilized in such systems are I/O bound thus both LDP and
IS are useful for reducing the leakage of caches. We can optimize the caches and main mem-
ories in server systems by use of the evaluation framework if we input the server workloads
to it.
We can also utilize our approach for embedded systems utilized in various systems like
sensor networks because the leakage energy of memory systems installed in such systems
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is also critical. Only the differences we need to consider for the optimization are that the
applications utilized in them are usually pre-determined and the memories are usually soft-
ware controlled (scratch pad memories) due to the power constraint. Thus we can optimize
the memory design for the speciﬁc applications and the algorithm utilized in LDP and IS for
such applications by use of software-based approaches.
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